Integer and floating-point constant multipliers for FPGAs

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2008, Pages 239-244

  Brisebarre, Nicolas ^a   De Dinechin, Florent ^a   Muller, Jean Michel ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC SYSTEMS; INTERNATIONAL CONFERENCES; MASSIVE PARALLELISM;

EID: 51649117328     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2008.4580184     Document Type: Conference Paper

References (15)

1. N. Boullis and A. Tisserand. Some optimizations of hardware multiplication by constant matrices. IEEE Transactions on Computers, 54(10):1271-1282, 2005.
2. N. Brisebarre and J.-M. Muller. Correctly rounded multiplication by arbitrary precision constants. IEEE Transactions on Computers, 57(2):165-174, 2008.
3. K. Chapman. Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner). EDN magazine, May 1994.
4. F. de Dinechin, J. Detrey, I. Trestian, O. Creţ, and R. Tudoran. When FPGAs are better at floating-point than microprocessors. Technical Report ensl-00174627, École Normale Supérieure de Lyon, 2007. http://prunel.ccsd.cnrs.fr/ensl-00174627.
5. F. de Dinechin and V. Lefèvre. Constant multipliers for FPGAs. In Parallel and Distributed Processing Techniques and Applications, pages 167-173, 2000.
6. A. Dempster and M. Macleod. Constant integer multiplication using minimum adders. Circuits, Devices and Systems, IEE Proceedings, 141(5):407-413, 1994.
7. J. Detrey and F. de Dinechin. Floating-point trigonometric functions for FPGAs. In Field-Programmable Logic and Applications, pages 29-34. IEEE, 2007.
8. J. Detrey, F. de Dinechin, and X. Pujol. Return of the hardware floating-point elementary function. In 18th Symposium on Computer Arithmetic, pages 161-168. IEEE, 2007.
9. V. Dimitrov, L. Imbert, and A. Zakaluzny. Multiplication by a constant is sublinear. In 18th Symposium on Computer Arithmetic, pages 261-268. IEEE, 2007.
10. M. D. Ercegovac and T. Lang. Digital Arithmetic. Morgan Kaufmann, 2003.
11. A. Y. Khinchin. Continued Fractions. Dover, 1997.
12. 2. In Developments in Reliable Computing, pages 203-212. Kluwer, 1999.
13. V. Lefèvre. Multiplication by an integer constant. Technical Report RR1999-06, Laboratoire de l'Informatique du Parallélisme, Lyon, France, 1999.
14. J.-M. Muller, A. Tisserand, B. D. de Dinechin, and C. Monat. Division by constant for the ST100 DSP microprocessor. In 17th Symposium on Computer Arithmetic, pages 124-130. IEEE Computer Society, 2005.
15. Y. Voronenko and M. Püschel. Multiplierless multiple constant multiplication. ACM Trans. Algorithms, 3(2), 2007.