On-chip and inter-chip networks for modelling large-scale neural systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 1945-1948

  Furber, Steve ^a   Temple, Steve ^a   Brown, Andrew ^b  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

^b UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; COMPUTATIONAL METHODS; COMPUTER SIMULATION; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; LARGE SCALE SYSTEMS; MULTICASTING; NEURAL NETWORKS;

EMBEDDED PROCESSORS; HIGH PERFORMANCE COMPUTERS; INTER-CHIP NETWORKS; NEUROBIOLOGY;

NEURONS;

EID: 34047120637     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. K. Asanovic, J. Beck, T. Callahan, J. Feldman, B.S. Irissou, B. Kingsbury, P. Kohn, J. Lazzaro, N. Morgan, D. Stoutamire & J. Wawrzynek, CNS-I Architecture Specification, EECS Department, UC Berkeley, Technical Report No. UCB/CSD-93-747, 1993.
2. T. Schoenauer, N. Mehrtash, A. Jahnke & H. Klar, "MASPINN: Novel Conoepts for a NeuroAccelerator for Spiking Neural Networks", Proc. VIDYNN'98, Stockholm, June 22-26, 1998.
3. M. Porrmann, M. Franzmeier, H. Kalte, U. Witkowski & U. Rückert, "A Reoonfigurable SOM Hardware Accelerator", Proc. ESANN'2002 - European Symposium on Artificial Neural Networks, Bruges, Belgium, 24-26 April 2002, pp. 337-342.
4. E.M. Izhikevich, "Which Model to Use for Cortical Spiking Neurons?", IEEE Trans. Neural Networks 15, 2004, pp. 1063-1070.
5. S.B. Furber, W.J. Bainbridge, J.M. Cumpstey and S. Temple, "A Sparse Distributed Memory based upon N-of-M Codes", Neural Networks 17(10), December 2004, pp. 1437-1451.
6. W.J. Bainbridge and S.B. Furber, "CHAIN: A Delay-Insensitive Chip Area Interconnect", IEEE Micro, special issue on the Design and Test of System-on-Chip 22(5), September/October 2002, pp. 16-23.
7. http://www.silistix.com
8. W.J. Bainbridge, L.A. Plana & S.B. Furber, "The Design and Test of a Smartcard Chip Using a CHAIN Self-timed Network-on-Chip", Proc. DATE'04, Vol. 3, Paris, Feb 2004, p. 274.
9. W.J. Bainbridge, W.B. Toms, D.A. Edwards, S.B. Furber, "Delay-Insensitive, Point-to-Point Interconnect using m-of-n codes", Proc. Async '03, Vancouver, May 2003, pp. 132-140.
10. http://www.arm.com/products/CPUs/ARM968E-S.html