Re-configurable parallel match evaluators applied to scheduling schemes for input-queued packet switches

Proceedings - International Conference on Computer Communications and Networks, ICCCN

Volumn , Issue , 2009, Pages

  Beldianu, Spiridon F ^a   Rojas Cessa, Roberto ^a   Oki, Eiji ^b   Ziavras, Sotirios G ^a  

^a NEW JERSEY INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF ELECTRO COMMUNICATIONS   (Japan)

Author keywords

Input queued switch; Iterative matching; Maximal weight matching; Packet switches; Parallel matching

Indexed keywords

INPUT-QUEUED SWITCH; ITERATIVE MATCHING; MAXIMAL WEIGHT MATCHING; PACKET SWITCHES; PARALLEL MATCHING;

CONTENT BASED RETRIEVAL; PACKET SWITCHING; ROUTERS; SCHEDULING; SWITCHES; SWITCHING NETWORKS;

PACKET NETWORKS;

EID: 70449126017     PISSN: 10952055     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCCN.2009.5235237     Document Type: Conference Paper

References (16)

1. M. Karol, M. Hluchyj, "Queuing in High-performance Packetswitching, " IEEE J. Select. Area Commun., vol. 6, pp. 1587-1597, December 1988.
2. N. McKeown, A. Mekkittikul, V. Anantharam, J. Walrand, "Achieving 100% Throughput in an Input-queued Switch, " IEEE Trans. Commun., vol. 47, no. 8, pp. 1260-1267, August 1999.
3. T.E. Anderson, S.S. Owicki, J.B. Saxe, and C.P. Tacker, "High-speed Switch Scheduling for Local Area Networks, " ACM Trans. on Computer Systems, vol. 11, no. 4, pp. 319-352, November 1993.
4. N. McKeown, "Scheduling algorithms for input-queued cell switches, " Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California at Berkeley, Berkeley, CA, 1995.
5. N. McKeown, "The iSLIP scheduling algorithm for Input-queued Switches, " IEEE/ACM Trans. Networking, vol. 7, no. 4, pp. 188-201, April 1999.
6. H.J. Chao, J-S. Park, "Centralized Contention Resolution Schemes for a large-capacity Optical ATM Switch, " Proc. IEEE ATM Workshop 1998, pp. 11-16, May 1998.
7. E. Oki, R. Rojas-Cessa, and H. J. Chao, "PMM: A Pipelined Maximal- Sized Matching Scheduling Approach for Input-Buffered Switches, " Proc. IEEE Globecom 2001, pp. 35-39, Nov. 2001.
8. Y. Jiang and M. Hamdi, "A fully Desynchronized Round-robin Matching Scheduler for a VOQ Packet Switch Architecture, " Proc. IEEE HPSR 2001, pp. 407-411, May 2001.
9. Y. Jiang and M. Hamdi, "A 2-stage Matching Scheduler for a VOQ Packet Switch Architecture, " Proc. IEEE ICC 2002, vol. 4, pp. 2105- 2110, May 2002.
10. C-S. Chang, D-S. Lee, and Y-S. Jou, "Load Balanced Birkhoff-Von Neumann Switches, " Proc. of IEEE HPSR 2001, pp. 276-280, May 2001.
11. Y. Li, S. Panwar, H.J. Chao, "The Dual Round-robin Matching Switch with Exhaustive Service, " Proc. IEEE HPSR 2002, pp. 58-63, 2002.
12. A. Baranowska and W. Kabacinski, "MMRS and MMRRS Packet Scheduling Algorithms for VOQ Switches, " Proc. MMB PGTS 2004, pp. 359- 368, Sep. 2004.
13. A. Baranowska and W. Kabacinski, "The New Packet Scheduling Algorithms for VOQ Switches, " Proc. LNCS, vol. 3124, pp. 711-716, Aug. 2004.
14. A. Baranowska and W. Kabacinski, "Evaluation of MMRS and MMRRS Packet Scheduling Algorithms for VOQ Switches under Bursty Packet arrivals, " Proc. IEEE HPSR 2005, pp. 327-331, 12-14 May. 2005.
15. N. McKeown, P. Varaiya, and J. Warland, "Scheduling cells In an Input- Queued Switch, " IEEE Electron. Lett., pp. 2174-2175, 1993.
16. R. Rojas-Cessa and C-B. Lin, "Captured-Frame Matching Schemes for Scalable Input-Queued Packet Switches, " Computer Communications (Elsevier), Vol. 30, Issue 10, pp. 2149-2161, July 2007. (Pubitemid 47094959)