Evaluation of MMRS and MMRRS packet scheduling algorithms for VOQ switches under bursty packet arrivals

2005 Workshop on High Performance Switching and Routing, HPSR 2005

Volumn , Issue , 2005, Pages 327-331

  Baranowska, Anna ^a   Kabaciński, Wojciech ^a  

^a POZNAN UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; PACKET SWITCHING; QUEUEING NETWORKS; SCHEDULING; TELECOMMUNICATION TRAFFIC;

MAXIMUM MATCHING WITH RANDOM SELECTION (MMRS); MEAN TIME DELAY (MTD); SCHEDULING ALGORITHMS; VIRTUAL OUTPUT QUEUING (VOQ) SWITCHES;

PACKET NETWORKS;

EID: 27644534468     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. Y. Tamir and G. Frazier, "High performance multiqueue buffers for VLSI communication switches," Proc. 15th Anna. Symp. Comput. Arch., pp. 343-354, Jun. 1988.
2. A. Baranowska and W. Kabaciński, "MMRS and MMRRS Packet Scheduling Algorithms for VOQ Switches," MMB PGTS 2004, pp. 359-368, Sep. 2004.
3. A. Baranowska and W. Kabaciński, "The New Packet Scheduling Algorithms for VOQ Switches," LNCS, vol. 3124, pp. 711-716, Aug. 2004.
4. T. Anderson and et al., "High Speed Switch Scheduling for Local Area Networks," ACM Trans. Comput. Syst., vol. 11, pp. 319-352, Nov. 1993.
5. N. McKeown, P. Varaiya, and J. Warland, "Scheduling cells in an Input-Queued Switch," IEEE Electron. Lett., pp. 2174-2175, 1993.
6. N. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Trans. Netw., vol. 7, pp. 188-200, Apr. 1999.
7. K. Yoshigoe and J. Christensen, "An Evolution to Crossbar Switches with Virtual Output Queuing and Buffered Cross Points," IEEE Network, vol. 17, pp. 48-56, Sept. 2003.
8. P. Giaccone, D. Shah, and S. Prabhakar, "An Implementable Parallel Scheduler for Input-Queued Switches," IEEE Micro, vol. 22, no. 1, pp. 19-25, 2002.
9. O. Shah, P. Giacconeand, and B. Prabhakar, "Efficent Randomized Algorithms for Input-Queued Switch Scheduling," Proc. HOTI IX, vol. 22, pp. 10-18, Jan. 2002.
10. P. Giaccone, B. Prabhakar, and D. Shah, "Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches," IEEE J. Select. Areas Commun., vol. 21, pp. 546-559, May 2003.
11. H. J. Chao, C H. Lam, and E. Oki, Broadband Packet Switching Technologies: A Practical Guide to ATM Switches in IP Routers. Wiley-Interscience, 2001.