Soft connections: Addressing the hardware-design modularity problem

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 276-281

  Pellauer, Michael ^a   Adler, Michael ^b   Chiou, Derek ^c   Emer, Joel ^a,b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b INTEL CORPORATION   (United States)

^c The University of Texas at Austin   (United States)

Author keywords

High level communication description

Indexed keywords

HARDWARE DESIGN LANGUAGE; HIGH-LEVEL COMMUNICATION DESCRIPTION; SIDE EFFECT;

DIGITAL INTEGRATED CIRCUITS;

COMPUTER AIDED DESIGN;

EID: 70350712415     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. M. Pellauer, M. Adler, J. Emer, Modular Soft Connections. Computation Structures Group Technical Report #505, MIT.
2. M. Pellauer, M. Vijayaraghavan, M. Adler, Arvind and J Emer. Quick Performance Models Quickly: Timing-Directed Simulation on FPGAs. In Proceedings of ISPASS, 2008.
3. Bluespec Inc. http://www.bluespec.com/, 2008.
4. D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. H. Reinhart, D. E. Johnson, J. Keefe, and H. Angepat. FPGA-accelerated simulation technologies FAST: Fast, full-system, cycle-accurate simulators. In MICRO, 2007.
5. D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. H. Reinhart, D. E. Johnson, and Z. Xu. The FAST methodology for high-speed SoC/Computer simulation. In Proceedings of ICCAD, 2007.
6. E. Chung, E. Nurvitadhi, J. Hoe K. Mai, and B. Falsafi. Accelerating Architectural-level, Full-System Multiprocessor Simulations using FPGAs. In FPGA '08: 11th International Symposium on Field Programmable Gate Arrays, 2008.
7. Nallatech, Inc. http://www.nallatech.com/, 2009.
8. HiTech Global, LLC. http://www.hitechglobal.com/, 2009.
9. M. Pellauer, M. Vijayaraghavan, M. Adler, Arvind, and J. Emer. APorts: an efficient abstraction for cycle-accurate performance models on FPGAs. In FPGA '08: 11th International Symposium on Field Programmable Gate Arrays, 2008.
10. D. Rosenband and Arvind. Modular Scheduling of Guarded Atomic Actions. In Proceedings of DAC, San Diego, CA, 2004.
11. J. Wawrzynek, D. Patterson, M. Oskin, S. L. Lu, C. Kozyrakis, J. C. Hoe, D. Chiou, and K. Asanovic. RAMP: a research accelerator for multiple processors. IEEE Micro, Mar/Apr 2007.