Modular scheduling of guarded atomic actions

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 55-60

  Rosenband, Daniel L ^a   Arvind, ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Algorithms; Design; Languages; Verification

Indexed keywords

ALGORITHMS; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); PROGRAM COMPILERS; REAL TIME SYSTEMS; SCHEDULING; SEMANTICS; SET THEORY;

GUARDED ATOMIC ACTIONS; LANGUAGES; MODULE COMPILATION; VERIFICATIONS;

COMPUTER PROGRAMMING LANGUAGES;

EID: 4444327780     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996583     Document Type: Conference Paper

References (16)

1. Arvind and Shen, X. Using term rewriting systems to design and verify processors. Micro, IEEE, 19 (3). 36-46.
2. Augustsson, L. and others, Bluespec: Language definition, Sandhurst Corp., 2001.
3. Benveniste, A., Caspi, P., Edwards, S.A., Halbwachs, N., Le Guernic, P. and de Simone, R. The synchronous languages 12 years later. Proceedings of the IEEE, 91 (1). 64-83.
4. Berry, G. Esterel on hardware. Philos. Trans. Roy. Soc. London (Series A, 339). 87-104.
5. Chandy, K.M. and Misra, J. Parallel program design: a foundation. Addison-Wesley Pub. Co., Reading, MA, 1988.
6. Dill, D.L. The Murphi verification system, in Proceedings of the Eigth International Conference on Computer-Aided Verification, Springer-Verlag, 1996.
7. Edwards, S.A., High-level Synthesis from the Synchronous Language Esterel. in Proceedings of the International Workshop of Logic and Synthesis (IWLS), (New Orleans, Louisiana, 2002).
8. Gajski, D.D. High-level synthesis: introduction to chip and system design. Kluwer Academic, Boston, 1992.
9. Gupta, S., Dutt, N.D., Gupta, R.K. and Nicolau, A., SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations, in International Conference on VLSI Design, (2003).
10. Hadjiyiannis, G., Hanono, S. and Devadas, S., ISDL: An Instruction Set Description Language For Retargetability. in Proceedings of the 34th Design Automation Conference (DAC), (1997), 299-302.
11. Hoe, J.C. Operation-centric hardware description and synthesis Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 2000, 139 p.
12. Hoe, J.C. and Arvind, Synthesis of operation-centric hardware descriptions, in IEEE/ACM International Conference on Computer Aided Design (ICCAD), (2000), 511-518.
13. Lamport, L. Specifying Concurrent Program Modules. ACM Trans. Program. Lang. Syst., 5 (2). 190-222.
14. Plosila, J. and Sere, K., Action systems in pipelined processor design, in Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems, (1997), 156-166.
15. Schliebusch, O., Hoffmann, A., Nohl, A., Braun, G. and Meyr, H., Architecture implementation using the machine description language LISA, in Proceedings 7th Asia and South Pacific Design Automation Conference (ASP-DAC), (2002), 239-244.
16. Staunstrup, J. and Greenstreet, M.R. From High-Level Descriptions to VLSI Circuits. BIT, 28 (3). 620-638.