메뉴 건너뛰기




Volumn , Issue , 2009, Pages 345-350

Spatial and temporal design debug using partial maxsat

Author keywords

Design Debugging; Maximum Satisfiability

Indexed keywords

AUTOMATED SOLUTIONS; DEBUG TECHNIQUES; DEBUGGING PROCESS; DESIGN DEBUG; ERROR SOURCES; MAX-SAT; MAXIMUM SATISFIABILITY; ORDERS OF MAGNITUDE; PERFORMANCE IMPROVEMENTS; RUNTIMES; SIMULATION TIME; TEMPORAL INFORMATION; VLSI DESIGN;

EID: 70350605269     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531542.1531621     Document Type: Conference Paper
Times cited : (25)

References (21)
  • 3
    • 0033714065 scopus 로고    scopus 로고
    • Equivalence checking combining a structural SAT-solver, BDDs, and simulation
    • V. Paruthi and A. Kuehlmann, "Equivalence checking combining a structural SAT-solver, BDDs, and simulation," in Int'l Conf. on Comp. Design, 2000, pp. 459-464.
    • (2000) Int'l Conf. on Comp. Design , pp. 459-464
    • Paruthi, V.1    Kuehlmann, A.2
  • 8
    • 27144460537 scopus 로고    scopus 로고
    • Fault diagnosis and logic debugging using Boolean satisfiability
    • A. Smith, A. Veneris, M. F. Ali, and A. Viglas, "Fault diagnosis and logic debugging using Boolean satisfiability," IEEE Trans. on CAD, vol.24, no.10, pp. 1606-1621, 2005.
    • (2005) IEEE Trans. on CAD , vol.24 , Issue.10 , pp. 1606-1621
    • Smith, A.1    Veneris, A.2    Ali, M.F.3    Viglas, A.4
  • 9
    • 50249130848 scopus 로고    scopus 로고
    • A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test
    • H. Mangassarian, A. Veneris, S. Safarpour, M. Benedetti, and D. Smith, "A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test," in Int'l Conf. on CAD, 2007, pp. 240-245.
    • (2007) Int'l Conf. on CAD , pp. 240-245
    • Mangassarian, H.1    Veneris, A.2    Safarpour, S.3    Benedetti, M.4    Smith, D.5
  • 11
    • 33751405916 scopus 로고    scopus 로고
    • Simulation-based bug trace minimization with BMC-based refinement
    • K. Chang, V. Bertacco, and I. Markov, "Simulation-based bug trace minimization with BMC-based refinement," in Int'l Conf. on CAD, 2005, pp. 1045-1051.
    • (2005) Int'l Conf. on CAD , pp. 1045-1051
    • Chang, K.1    Bertacco, V.2    Markov, I.3
  • 13
    • 70350582560 scopus 로고    scopus 로고
    • Max-SAT 2008, "http://www.maxsat.udl.cat," 2008.
    • Max-SAT 2008
  • 15
    • 56749143796 scopus 로고    scopus 로고
    • Using unsatisfiable cores to debug multiple design errors
    • V. Narayanan, Z. Yan, E. Macii, and S. Bhanja, Eds. ACM
    • A. Sülflow, G. Fey, R. Bloem, and R. Drechsler, "Using unsatisfiable cores to debug multiple design errors." in ACM Great Lakes Symposium on VLSI, V. Narayanan, Z. Yan, E. Macii, and S. Bhanja, Eds. ACM, 2008, pp. 77-82.
    • (2008) ACM Great Lakes Symposium on VLSI , pp. 77-82
    • Sülflow, A.1    Fey, G.2    Bloem, R.3    Drechsler, R.4
  • 16
    • 3042660498 scopus 로고    scopus 로고
    • Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors
    • M. Velev, "Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors." in Design, Automation and Test in Europe, 2004, pp.266-271.
    • (2004) Design, Automation and Test in Europe , pp. 266-271
    • Velev, M.1
  • 17
    • 0026623575 scopus 로고
    • Test pattern generation using Boolean satisfiability
    • T. Larrabee, "Test pattern generation using Boolean satisfiability," IEEE Trans. on CAD, vol.11, pp. 4-15, 1992.
    • (1992) IEEE Trans. on CAD , vol.11 , pp. 4-15
    • Larrabee, T.1
  • 18
    • 70350390045 scopus 로고    scopus 로고
    • Maxsat, hard and soft constraints
    • A. Biere, H. van Maaren, and Walsh, Eds. IOS Press, in Press
    • F. Manyá, "Maxsat, hard and soft constraints," in Handbook of Satisfiability, A. Biere, H. van Maaren, and Walsh, Eds. IOS Press, 2008, in Press.
    • (2008) Handbook of Satisfiability
    • Manyá, F.1
  • 20
    • 49749083804 scopus 로고    scopus 로고
    • Algorithms for maximum satisfiability using unsatisfiable cores
    • ACM Press, March
    • J. Marques-Silva and J. Planes, "Algorithms for maximum satisfiability using unsatisfiable cores," in Design, Automation and Test in Europe. ACM Press, March 2008.
    • (2008) Design, Automation and Test in Europe
    • Marques-Silva, J.1    Planes, J.2
  • 21
    • 70350604228 scopus 로고    scopus 로고
    • OpenCores.org
    • OpenCores.org, "http://www.opencores.org," 2008.
    • (2008)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.