A new speculative addition architecture suitable for two's complement operations

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 664-669

  Cilardo, Alessandro ^a  

^a UNIVERSITY OF NAPLES FEDERICO II   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; BENCHMARKING;

ARCHITECTURE-BASED; EXISTING ARCHITECTURES; INNOVATIVE TECHNIQUES; PROPOSED ARCHITECTURES; REAL APPLICATIONS; REAL-WORLD; TWO'S COMPLEMENTS;

ARCHITECTURE;

EID: 70350064449     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090749     Document Type: Conference Paper

References (7)

1. A. Burg, F. K. Girkaynak, H. Kaeslin, W. Fichtner, "Variable delay ripple carry adder with carry chain interrupt detection," in Proc. of the 2003 Int. Symposium on Circuits and Systems, 2003, vol. 5, no. 25-28, pp. 113-116, 2003.
2. Y. Kondo, N. Ikumi, K. Ueno, J. Mori, and M. Hirano, "An Early-Completion-Detecting ALU for a 1GHz 64b Datapath," in Proc. of the IEEE Int. Solid-State Circuits Conference (ISSCC), pp 418-419, 1997.
3. I. Koren, Computer Arithmetic Algorithms, Prentice-Hall Inc., New Jersey, 1993.
4. S.-L. Lu, "Speeding Up Processing with Approximation Circuits," Computer, vol. 37, no. 3, pp. 67-73, 2004.
5. C. Nagendra, M.J. Irwin, and R.M. Owens, "Area-time-power tradeoffs in parallel adders," IEEE Trans. on Circuits and Systems II, vol. 43, no. 10, pp. 689-702, 1996.
6. S. M. Nowick et al., "Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders," in Proc. 3rd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), pp. 210-223, 1997.
7. A. K. Verma, P. Brisk, and P. Ienne, "Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design," in Proc. of Design, Automation and Test in Europe (DATE) 2008, pp. 1250-1255, 2008.