Spatial division multiplexing: A novel approach for guaranteed throughput on NoCs

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 81-86

  Leroy, A ^a,b   Marchal, P ^a   Shickova, A ^a   Catthoor, F ^a,c   Robert, F ^a,b   Verkest, D ^a,c,d  

^a IMEC   (Belgium)

^b UNIVERSITÉ LIBRE DE BRUXELLES   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

^d VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

Network on Chip; Spatial Division Multiplexing

Indexed keywords

NETWORK-ON-CHIP; SPATIAL DIVISION MULTIPLEXING; SYSTEMS-ON-CHIP (SOC);

ENERGY UTILIZATION; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; THROUGHPUT; VIRTUAL REALITY;

TIME DIVISION MULTIPLEXING;

EID: 27644446882     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. V. E. Benes, On rearrangeable three-stage connecting networks. The Bell System Technical Journal, 41, 5, 1962.
2. L. Benini and G. D. Micheli, Networks on chips: A new SoC paradigm, Computer, 35(1):70-78, Jan. 2002.
3. C. Clos. A study of nonblocking switching networks, Bell Syst. Tech. J., 32:406-424, 1953.
4. W. Dally. Route packets, not wires: On-Chip interconnection networks, In Proceedings of DAC-2001, p 684-689, New York, Jun. 2001, ACM Press.
5. J. Dielissen, A. Rǎdulescu, K. Goossens, and E. Rijpkema, Concepts and implementation of the Philips Network-on-Chip, In IP-Based SOC Design, Nov. 2003.
6. A. Greiner and P. Guerrier, A generic architecture for on-chip packet-switched interconnections, Proc. Design Automation and Test in Europe, Feb. 2000.
7. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, and D. Lindqvist, Network on Chip: An architecture for billion transistor era, 2000.
8. A. Jalabert, L. Benini, S. Murali, and G. D. Micheli, xPipesComiler: a tool for instantiating application-specicific NoCs, Proceedings of DATE'04, Feb 2004.
9. A. Jantsch and H. Tenhunen, Networks on Chip, Kluwer Academic Publishers, Feb 2003.
10. L. N. Jose Duato, Sudhakar Yalamanchili, Interconnection networks, an engineering approach, IEEE Computer Society Press, 1998.
11. K. Lee, SILENT : Serialized low energy transmission coding for on-chip interconnection networks, IEEE International Conference on Computer Aided Design (ICCAD) 2004, p 448-451, Nov. 2004.
12. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip, Proceedings of DAC 2004, p 890-895, 2004.
13. D. C. Opferman and N. T. Tsao-Wu, On a class of rearrangeable switching networks; part I: Control algorithms; part II: Enumeration studies and fault diagnosis, Bell System Technical Joumal, 50(5):1579-1618, May-Jun. 1971.
14. E. Rijpkema, K. Goossens, J. D. A. Rǎdulescu, J. van Meerbergen, P. Wiclage, and E. Waterlander, Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip, IEE Proceedings: Computers and Digital Technique, 150(5):294-302, Sep. 2003.
15. E. Rijpkema, K. Goossens, and P. Wielage, A router architecture for networks on silicon. In Proceedings of Progress 2001, 2nd Workshop on Embedded Systems, Veldhoven, the Netherlands, Oct. 2001.