-
1
-
-
23344432269
-
Dominant factors in TDDB degradation of Cuinterconnects
-
J. Noguchi, "Dominant factors in TDDB degradation of Cuinterconnects", IEEE TED, Vol. 52, 2005, pp. 1743-1750
-
(2005)
IEEE TED
, vol.52
, pp. 1743-1750
-
-
Noguchi, J.1
-
2
-
-
34250652290
-
A comprehensive study of low-k SiOCH TDDB phenomena and its reliability lifetime model development
-
San Jose, CA
-
F.Chen, O. Bravo, K. Chanda, P. McLaughlin, T. Sullivan, J. Gill, J. Lloyd, R. Kontra, J. Aitken, "A comprehensive study of low-k SiOCH TDDB phenomena and its reliability lifetime model development" IEEE IRPS, San Jose, CA, 2006, pp. 46-53
-
(2006)
IEEE IRPS
, pp. 46-53
-
-
Chen, F.1
Bravo, O.2
Chanda, K.3
McLaughlin, P.4
Sullivan, T.5
Gill, J.6
Lloyd, J.7
Kontra, R.8
Aitken, J.9
-
3
-
-
50949128835
-
Impact of LER and via misalignment on the electric field between nanometer-scale wires
-
San Francisco, CA
-
M. Stucchi, Zs. Tokei, "Impact of LER and via misalignment on the electric field between nanometer-scale wires", IEEE IITC, San Francisco, CA, 2008, pp: 174-176
-
(2008)
IEEE IITC
, pp. 174-176
-
-
Stucchi, M.1
Tokei, Z.2
-
4
-
-
70349458223
-
Reduced Line Edge Roughness by using CF3I Etching for Reliable Cu/Low-k Interconnect, AMC 2008, San Diego, CA
-
accepted
-
E. Soda, T. Suzuki, N. Nakamura, N. Oda, S. Ito, M. Nakamura, S. Kondo, S. Saito, "Reduced Line Edge Roughness by using CF3I Etching for Reliable Cu/Low-k Interconnect", AMC 2008, San Diego, CA, accepted
-
-
-
Soda, E.1
Suzuki, T.2
Nakamura, N.3
Oda, N.4
Ito, S.5
Nakamura, M.6
Kondo, S.7
Saito, S.8
-
5
-
-
55349089562
-
-
AMC, Albany, NY, pp
-
J. Van Olmen, A. Al-Bayati, G.P. Beyer, P. Boelen, L. Carbonell, C. Zhao, I. Ciofi, M. Claes, A. Cockburn, G. Druais, D. Hendrickx, N. Heylen, E. Kesters, S. Lytle, A. Noori, M. Op de Beeck, H. Struyf, Zs. Tokei, J. Versluijs, "Integration of 50nm half pitch single damascene copper trenches in BDII by means of double patterning 193nm immersion lithography on metal hardmask", AMC 2007, Albany, NY, pp. 355-361
-
(2007)
Integration of 50nm half pitch single damascene copper trenches in BDII by means of double patterning 193nm immersion lithography on metal hardmask
, pp. 355-361
-
-
Van Olmen, J.1
Al-Bayati, A.2
Beyer, G.P.3
Boelen, P.4
Carbonell, L.5
Zhao, C.6
Ciofi, I.7
Claes, M.8
Cockburn, A.9
Druais, G.10
Hendrickx, D.11
Heylen, N.12
Kesters, E.13
Lytle, S.14
Noori, A.15
de Beeck, M.O.16
Struyf, H.17
Tokei, Z.18
Versluijs, J.19
-
6
-
-
50949099570
-
Low-k dielectric reliability: Impact of test structure choice, copper and integrated dielectric quality
-
San Francisco, CA
-
Zs. Tokei, Y-L. Li, I. Ciofi, K. Croes, G.P. Beyer, "Low-k dielectric reliability: impact of test structure choice, copper and integrated dielectric quality", IEEE IITC, San Francisco, CA, 2008, pp. 111-113
-
(2008)
IEEE IITC
, pp. 111-113
-
-
Tokei, Z.1
Li, Y.-L.2
Ciofi, I.3
Croes, K.4
Beyer, G.P.5
-
7
-
-
70349465213
-
A model for describing the impact of LER on BEOL TDDB lifetime
-
to be published
-
Zs. Tokei, Ph. Roussel, M. Stucchi, "A model for describing the impact of LER on BEOL TDDB lifetime", to be published
-
-
-
Tokei, Z.1
Roussel, P.2
Stucchi, M.3
|