High-performance special function unit for programmable 3-D graphics processors

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 1968-1978

  De Caro, Davide ^a   Petra, Nicola ^a   Strollo, Antonio G M ^a  

^a UNIVERSITY OF NAPLES FEDERICO II   (Italy)

Author keywords

Computer arithmetic; Elementary functions; Graphics processors; Polynomial approximation; Single precision computations; Special function unit (SFU)

Indexed keywords

DIGITAL ARITHMETIC; GRAPHICS PROCESSING UNIT; POLYNOMIAL APPROXIMATION; TABLE LOOKUP;

COMPUTER ARITHMETIC; ELEMENTARY FUNCTION; GRAPHICS PROCESSOR; SINGLE PRECISION COMPUTATIONS; SPECIAL FUNCTIONS;

EXPONENTIAL FUNCTIONS;

EID: 70349232470     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2010150     Document Type: Article

References (31)

1. D. Luebke and G. Humphreys, "How GPUs work," IEEE Comp., vol. 40, no. 2, pp. 96-100, Feb. 2007.
2. D. Blythe, "Rise of the graphics processor," Proc. IEEE, vol. 96, no. 5, pp. 761-778, May 2008.
3. K. Gray, The Microsoft DirectX 9 Programmable Graphics Pipeline. Redmond, WA: Microsoft Press, Jul. 2003.
4. C. H. Yu, D. Kim, and L.-S. Kim, "A 33.2 M vertices/sec programmable geometry engine for multimedia embedded systems," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS 2005), May, vol. 5, pp. 4574-4577.
5. J. Foley, A. vanDam, S. Feiner, and J. Hughes, Computer Graphics: Principles and Practice in C, 2nd ed. Reading, MA: Addison-Wesley, 1995.
6. M. Imai, T. Nagasaki, J. Sakamoto, H. Takeuchi, H. Nagano, S. Iwasakii, M. Hatakenaka, J. Fujita, K. Keino, T. Motomura, T. Ueda, T. Niki, and H. Tomikawa, "A 109.5 mW 1.2 V 600 M texels/s 3-D graphics engine," in Proc. IEEE Int. Solid State Circuits Conf. (ISSCC 2004), vol. 1, pp. 332-333.
7. D. Kim, "An SoC with 1.3 Gtexels/s 3D graphics full pipeline engine for consumer applications," in Proc. IEEE Int. Solid State Circuits Conf. (ISSCC 2005), pp. 190-192.
8. J.-H. Sohn, J.-H. Woo, M.-W Lee, H.-J Kim, R. Woo, and. H.-J. Yoo, "A 50 M vertices/s graphics processor with fixed-point programmable vertex shader for mobile applications," in Proc. IEEE Int. Solid State Circuits Conf. (ISSCC 2005), pp. 192-592.
9. H. Kim, B. Nam, J. Sohn, J.Woo, and H. Yoo, "A 231 MHz, 2.18 mW 32-bit logarithmic aritmetic unit for fixed-point 3-D graphics system," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2373-2381, Nov. 2006.
10. B. Nam, H. Kim, and H. Yoo, "A low-power unified arithmetic unit for programmable handheld 3-D graphics system," IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1767-1778, Aug. 2007.
11. N. Ide, "2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphics computing," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1025-1033, July 2000.
12. S. F. Oberman and M. Y. Siu, "A high-performance area-efficient multifunction interpolator," in Proc. 17th Symp. Computer Arithmetic (ARITH17), 2005, pp. 272-279.
13. J. Montrym and H. Moreton, "The GeForce 6800," IEEE Micro, vol. 25, no. 2, pp. 41-51, Mar./Apr. 2005.
14. J. D. Owens, M. Houston, D. Luebke, S. Green, J. E. Stone, and J. C. Phillips, "GPU computing," Proc. IEEE, vol. 96, no. 5, pp. 879-899, May 2008.
15. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs,. Lodon, U.K.: Oxford University Press, Aug. 1999.
16. J. A. Pineiro, S. F. Oberman, J. M. Muller, and J. D. Bruguera, "High-speed function approximation using a minimax quadratic interpolator," IEEE Trans. Comp., vol. 54, no. 3, pp. 304-318, Mar. 2005.
17. F. De Dinechin and A. Tisserand, "Multipartite table methods," IEEE Trans. Comput., vol. 54, no. 3, pp. 319-330, Mar. 2005.
18. F. De Dinechin and J. Detrey, "Second order function approximation using a single multiplication on FPGA," in 14th Int. Conf. Field-Programmable Logic and Applications, Aug. 2004, pp. 221-230.
19. J. Detrey and F. De Dinechin, "Table-based polynomials for fast hardware function evaluation," in 16th Int. Conf. Application Specific Systems, Architecture and Processors, 2005, pp. 328-333.
20. D. U. Lee, A. A. Gaffar, O. Mencer, and W. Luk, "Optimizing hardware function evaluation," IEEE Trans. Comput., vol. 45, no. 12, pp. 1520-1531, Dec. 2005.
21. M. Golden, "A senventh-generation x86 microprocessor," IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1466-1477, Nov. 1999.
22. H. C. Shin, J. A. Lee, and L. S. Kim, "A hardware cost minimized fast phong shader," IEEE Trans. Very Large Scale Integr. (VLSI) Systems vol. 9, no. 2, pp. 297-304, Apr. 2001.
23. M. J. Schulte and E. E. Swartzlander, "Hardware design for exactly rounded elementary functions," IEEE Trans. Comput., vol. 43, no. 8, pp. 964-973, Aug. 1994.
24. J. Cao, B. Wei, and J. Cheng, "High-performance architectures for elementary function generation," in Proc. 15th Symp. Computer Arithmetic (ARITH15), 2001, pp. 136-144.
25. S. Nagayama, T. Sasao, and J. T. Butler, "Compact numerical function generators based on quadratic approximation: Architecture and synthesis method," IEICE Trans. Fundam., vol. E89-A, no. 12, Dec. 2006.
26. J. M. Muller, Elementary Functions: Algorithms and Implementations 2nd ed. Boston, MA: Birkhauser, 2006.
27. A. Ashrafi and R. Adhami, "Theoretical upper bound of the spurious free dynamic range in direct digital frequency synthesizers realized by polynomial interpolation methods," IEEE Trans. Circuit Syst., vol. 54, no. 10, pp. 2252-2261, Oct. 2007.
28. A. G. M. Strollo, N. Petra, and D. De Caro, "Dual-tree error compensation for high performance fixed-width multipliers," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 8, pp. 501-507, Aug. 2005.
29. R. K. Kolagotla, W. R. Griesbach, and H. R. Srinivas, "VLSI implementation of a 350 MHz 0.35 micron 8 bit merged squarer," Electron. Lett., vol. 34, no. 1, pp. 47-48, 1998.
30. K. E.Wires, M. J. Shulte, L. P. Marquette, and P. Balzola, "Combined unsigned and two's complement squarers," in Proc. Asilomar Conf. Signals, Syst. Comput., 1999, pp. 125-1219.
31. D. Kim, "An SoC with 1.3 Gtexels/s 3-D graphics full pipeline for consumer applications," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 71-82, Jan. 2006.