Rise of the graphics processor

Proceedings of the IEEE

Volumn 96, Issue 5, 2008, Pages 761-778

  Blythe, David ^a  

^a MICROSOFT   (United States)

Author keywords

Computer architecture; Computer graphics; Parallel processing

Indexed keywords

COMMERCE; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; COMPUTER GRAPHICS EQUIPMENT; MEDICAL IMAGING; PROGRAM PROCESSORS;

DIGITAL CONTENT CREATION; ENTERTAINMENT APPLICATION; GRAPHICS PROCESSING; GRAPHICS PROCESSOR; MULTIPLE MARKETS; PARALLEL PROCESSING; PERFORMANCE CHARACTERISTICS;

GRAPHICS PROCESSING UNIT;

EID: 60649109040     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2008.917718     Document Type: Article

References (110)

1. E. Haines, "An introductory tour of interactive rendering," IEEE Computer Graphics and Applications, vol. 26, no. 1, pp. 76-87, Jan./Feb. 2006.
2. J. Montrym and H. Moreton, "The GeForce 6800," IEEE Micro, vol. 25, no. 2, pp. 41-51, Mar. 2005.
3. I. Sutherland, "SketchPad: A man-machine graphical communication system," in Proc. AFIPS Sprint Joint Comput. Conf., 1963, vol. 23, pp. 329-346.
4. R. Bunker and R. Economy, "Evolution of GE CIG systems," Simul. Contr. Syst. Dept., General Electric, Daytona Beach, FL, 1989, Tech. Rep.
5. J. M. Graetz, "The origin of spacewar!" in Creative Computing. Cambridge, MA: MIT Press, 2001.
6. A. M. Noll, "The digital computer as a creative medium," IEEE Spectrum, vol. 4, pp. 89-95, Oct. 1967.
7. L. G. Roberts, "Machine perception of three-dimensional solids," MIT Lincoln Lab., TR315, May 1963.
8. A. Appel, "The notion of quantitative invisibility and the machine rendering of solids," in Proc. ACM Nat. Conf., 1967, pp. 387-393.
9. W. J. Bouknight, "An improved procedure for generation of half-tone computer graphics representations," Coordinated Science Lab., Univ. of Illinois, R-432, Sep. 1969.
10. J. Warnock, "A hidden-surface algorithm for computer-generated halftone pictures," Computer Science Dept., Univ. of Utah, TR 4-15, Jun. 1969.
11. IBM. (1964). Preliminary user's guide for IBM 1130/2250 model 4 graphics system. [Online]. Available: http://www.bitsavers.org/pdf/ibm/2250/ Z22-1848-02250prelimUG.pdf
12. A. M. Noll, "Scanned-display computer graphics," CACM, vol. 14, no. 3, pp. 143-150, Mar. 1971.
13. J. T. Kajiya, I. E. Sutherland, and E. C. Cheadle, "A random-access video frame buffer, " in Proc. Conf. Comput. Graph., Pattern Recognit., Data Structure, May 1975, pp. 1-6.
14. R. Shoup, "SuperPaint: An early frame buffer graphics system," IEEE Ann. History Comput., vol. 23, no. 2, pp. 32-37, Apr.-Jun. 2001.
15. F. Crow, "The aliasing problem in computer-generated shaded images," CACM, vol. 20, no. 11, pp. 799-805, Nov. 1977.
16. E. Catmull, "A subdivision algorithm for computer display of curved surfaces," Ph.D. dissertation, Univ. of Utah, Salt Lake City, 1974.
17. J. F. Blinn and M. E. Newell, "Texture and reflection in computer generated images," CACM, vol. 19, no. 10, pp. 542-547, Oct. 1976.
18. J. F. Blinn, "Simulation of wrinkled surfaces," in Proc. SIGGRAPH 78, Aug. 1978, pp. 286-292.
19. B. T. Phong, "Illumination for computer generated pictures," CACM, vol. 18, no. 6, pp. 311-317, Jun. 1975.
20. C. P. Thacker, R. M. McGeight, B. W. Lampson, R. F. Sproull, and R. R. Boggs, "Alto: A personal computer," in Computer Structures, Readings and Examples, D. Siewiorek, G. Bell, and A. Newell, Eds., 2nd ed. New York: McGraw-Hill, 1979.
21. D. Engelbart and W. English, "A research center for augmenting human intellect," in ACM SIGGRAPH Video Rev., 1994, p. 106. (reprinted from 1968).
22. A. Goldberg and D. Robson, "A metaphor for user interface design," in Proc. 22th Hawaii Int. Conf. Syst. Sci., 1979, pp. 148-157.
23. Evans and Sutherland. (1974). Picture system technical brochure. [Online]. Available: http://www.rchive.computerhistory.org/resources/text/Evans- Sutherland/EvansSutherland.3D.1974.102646288.pdf
24. R. Pike, B. N. Locanthi, and J. Reiser, "Hardware/software trade-offs for bitmap graphics on the blit," Software Practice Exper., vol. 15, no. 2, pp. 131-151, 1985.
25. J. Sanchez and M. Canton, The PC Graphics Handbook. Boca Raton, FL: CRC Press, 2003, ch. 1, pp. 6-17.
26. J. Clark, "The geometry engine: A VLSI geometry system for graphics," Comput. Graph., vol. 16, no. 3, pp. 127-133, 1982.
27. J. Torborg, "A parallel processor architecture for graphics arithmetic operations," in Proc. SIGGRAPH'87, Jul. 1987, vol. 21, no. 4, pp. 197-204.
28. K. Akeley and T. Jermoluk, "High-performance polygon rendering," in Proc. ACM SIGGRAPH Conf., 1988, pp. 239-246.
29. P. Haeberli and K. Akeley, "The accumulation buffer: Hardware support for high-quality rendering," in Proc. ACM SIGGRAPH Conf., 1990, pp. 309-318.
30. R. W. Scheifler and J. Gettys, "The X window system," ACM Trans. Graph., vol. 5, no. 2, pp. 79-109, Apr. 1986.
31. R. Pike, "The Blit: A multiplexed graphics terminal," AT&T Bell Labs Tech. J., vol. 63, no. 8, pp. 1607-1631, Oct. 1984.
32. D. Voorhies, D. Kirk, and O. Lathrop, "Virtual graphics," in Proc. SIGGRAPH '88, 1988, pp. 247-253.
33. R. Schumacker, "A new visual system architecture," in Proc. 2nd VITSEC, Salt Lake City, UT, Nov. 1980, pp. 94-101.
34. R. Thorton, "Painting a brighter picture," Inst. Elect Eng. Rev., vol. 36, no. 10, pp. 379-382, Nov. 1990.
35. A. Glassner, Ed., An introduction to Ray Tracing. London, U.K.: Academic, 1989.
36. R. Cook, L. Carpenter, and E. Catmull, "The Reyes image rendering architecture," in Proc. SIGGRAPH '87, Jul. 1987, pp. 95-102.
37. M. Segal and K. Akeley, The OpenGL graphics system; A specification, Silicon Graphics, Inc., 1992-2006.
38. Microsoft. (2006). Direct3D 10 Reference. [Online]. Available: http://www.msdn.microsoft.com/directx
39. F. Yuan, Windows Graphics Programming: Win32 GDI and DirectDraw. Englewood Cliffs, NJ: Prentice-Hall, Dec. 2000.
40. W3C. (2003). Scalable vector graphics (SVG) 1.2 specification. [Online]. Available: http://www.w3.org/TR/SVG/
41. PostScript Language Reference. Reading, MA: Addison-Wesley, 1999.
42. Adobe Systems. (2006). PDF Reference, 6th ed. [Online]. Available: http://www.adobe.com/devnet/acrobat/pdfs/pdf-reference.pdfversion 1.7
43. J. C. Michener and J. D. Foley, "Some major issues in the design of the core graphics system," ACM Comput. Surv., vol. 10, no. 4, pp. 445-463, Dec. 1978.
44. Computer Graphics-Programmer's Hierarchical Interactive Graphics System (PHIGS) (Part 1: Functional Description), ISO/IEC 9592-1:1989, American National Standards Institute, 1989.
45. R. Braham, "The digital backlot," IEEE Spectrum, vol. 32, pp. 51-63, Jul. 1995.
46. NVIDIA. (1999). GeForce 256. [Online]. Available: http://www.nvidia.com/page/geforce256.html
47. AMD. (2000). Radeon 7200. [Online]. Available: http://www.ati.amd.com/products/radeon7200/
48. M. Peercy, M. Olano, J. Airey, and J. Ungar, "Interactive multi-pass programmable shading," in Proc. SIGGRAPH 2000, 2000, pp. 425-432.
49. NVIDIA. (1999). Register combiners OpenGL extension specification. [Online]. Available: http://www.oss.sgi.com/projects/ogl-sample/registry/NV/ register-combiners.txt
50. N. England, "A graphics system architecture for interactive application-specific display functions," IEEE Comput. Graph. Appl., vol. 6, pp. 60-70, Jan. 1986.
51. G. Bishop, "Gary's Ikonas assembler, version 2: Differences between Gia2 and C," Univ. of North Carolina - Chapel Hill, Computer Science Tech. Rep. TR82-010,1982.
52. A. Levinthal and T. Porter, "Chap - A SIMD graphics processor," in Proc. SIGGRAPH 84, Jul. 1984, vol. 18, no. 3, pp. 77-82.
53. H. Fuchs, J. Poulton, J. Eyles, T. Greer, J. Gold-feather, D. Ellsworth, S. Molnar, G. Turk, B. Tebbs, and L. Israel, "Pixel-planes 5: A heterogeneous multiprocessor graphics system using processor-enhanced memories," in Proc. ACM SIGGRAPH '89, Jul. 1989, vol. 23, no. 3, pp. 79-88.
54. S. Molnar, J. Eyles, and J. Poulton, "PixelFlow: High-speed rendering using image composition," in Proc. ACM SIGGRAPH '92, Jul. 1992, vol. 26, no. 2, pp. 231-240.
55. E. Lindholm, M. Kilgard, and H. Moreton, "A user-programmable vertex engine," in Proc. of SIGGRAPH '01, Aug. 2001, pp. 149-158.
56. P. Hanrahan and J. Lawson, "A language for shading and lighting calculations, " in Proc. ACM SIGGRAPH '90, Aug. 1990, vol. 24, no. 4, pp. 289-298.
57. D. Blythe, "The Direct3D 10 system," ACM Trans. Graph., vol. 25, no. 3, pp. 724-734, Aug. 2006.
58. Microsoft Corp. (2002). High-level shader language: In DirectX 9.0 graphics. [Online]. Available: http://www.msdn.microsoft.com/directx/
59. W. R. Mark, R. S. Glanville, K. Akeley, and M. Kilgard, "Cg: A system for programming graphics hardware in a C-like language," ACM Trans. Graph., vol. 22, no. 3, pp. 896-907, Jul. 2003.
60. J. Kessenich, D. Baldwin, and R. Rost. (2004). The OpenGL shading language version 1.10.59. [Online]. Available: http://www.opengl.org/ documentation/oglsl.html
61. NVIDIA. (2007). GeForce 8800 GPU architecture overview. [Online]. Available: http://www.nvidia.com/object/IO-37100.html
62. AMD. (2007). ATI Radeon HD 2900 series-GPU specifications. [Online]. Available: http://www.ati.amd.com/products/Radeonhd2900/specs.html
63. V. Echevarria. (2005). "How memory architectures affect system performance," EETIMES Online. [Online]. Available: http://www.us.design-reuse.com/articles/article10029.html
64. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded Sparc processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, Mar.-Apr. 2005.
65. K. Kurihara, D. Chaiken, and A. Agarwal, "Latency tolerance through multithreading in large-scale multiprocessors," in Proc. Int. Symp. Shared Memory Multiprocess., Apr. 1991, pp. 91-101.
66. PCI SIG. (2007). PCI Express Base 2.0 specification. [Online]. Available: http://www.pcisig.com/specifications/pciexpress/
67. J. Owens, D. Luebke, N. Giovindaraju, M. Harris, J. Kruger, A. E. Lefohn, and T. J. Purcell, "A survey of general-purpose computation on graphics hardware," Comput. Graph. Forum, vol. 26, no. 1, pp. 80-113, Mar. 2007.
68. A. Lefohn, J. Knis, R. Strzodka, S. Sengupta, and J. Owens, "Glift: Generic, efficient, random-access GPU data structures," ACM Trans. Graph., vol. 25, no. 1, pp. 60-99, Jan. 2006.
69. M. Segal and M. Peercy, "A performance-oriented data parallel virtual machine for GPUs," in SIGGRAPH 2006 Sketch, 2006.
70. NVIDIA. (2007). CUDA Documentation. [Online]. Available: http://www.developer.nvidia.com/cuda/
71. D. Tarditi, S. Puri, and J. Oglesby, "Accelerator: Using data-parallelism to program GPUs for general purpose uses," in Proc. 12th Int. Conf. Architect. Support Program. Lang. Oper. Syst., Oct. 2006, pp. 325-335.
72. PeakStream. (2007). Technology Overview. [Online]. Available: www.peakstreaminc.com/product/overview/
73. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan, "Brook for GPUs: Stream computing on graphics hardware," in Proc. ACM SIGGRAPH 2004, Aug. 2004, pp. 777-786.
74. U. Kapasi, W. J. Dally, S. Rixner, J. D. Owens, and B. Khailany, "The imagine stream processor," in Proc. Int. Conf. Comput. Design, Sep. 2002, pp. 282-288.
75. D. Horn. (2006). libgpufft. [Online]. Available: http://www.sourceforge.net/projects/gpufft/
76. A. Griesser, "Real-time GPU-based foreground-background segmentation," Computer Vision Lab, ETH Zurich, Switzerland, Tech. Rep. BIWI-TR-269, Aug. 2005.
77. T. McReynolds and D. Blythe, Advanced Graphics Programming Using OpenGL. San Francisco, CA: Morgan Kaufmann, 2005, ch. 12, pp. 225-226.
78. F. Xu and K. Mueller, "Ultra-fast 3D filtered backprojection on commodity graphics hardware, " in Proc. IEEE Int. Symp. Biomed. Imag., Apr. 2004, vol. 1, pp. 571-574.
79. Headwave Inc. (2007). Technology Overview. [Online]. Available: http://www.headwave.com
80. K. Fatahalian, J. Sugerman, and P. Hanrahan, "Understanding the efficiency of GPU algorithms for matrix-matrix multiplication," in Proc. Graph. Hardware 2004, Aug. 2004, pp. 133-138.
81. V. Volkov. (2007). 120 Gflaps in matrix-matrix multiply using DirectX 9.0. [Online]. Available: http://www.es.berkeley.edu/~volkov/sgemm/index. html
82. J. Krüger and R. Westermann, "Linear algebra operators for GPU implementation of numerical algorithms, " in Proc. ACM SIGGRAPH 2003, Jul. 2003, vol. 22, no. 3, pp. 908-916.
83. S. Sengupta, M. Harris, Y. Zhang, and J. Owens, "Scan primitives for GPU computing," in Proc. Graph. Hardware 2007, Aug. 2007, pp. 97-106.
84. W. Reeves, "Particle systems - A technique for modeling a class of fuzzy objects," in Proc. ACM SIGGRAPH '83, Jul. 1983, vol. 17, no. 3, pp. 359-375.
85. J. Butcher, Numerical Methods for Ordinary Differential Equations, 2nd Ed. Chichester, U.K.: Wiley, 2003.
86. A. Kolb, L. Latta, and C. Rezk-Salama, "Hardware-based simulation and collision detection for large particle systems," in Proc. Graph. Hardware 2004, Aug. 2004, pp. 123-132.
87. J. Krüger, P. Kipfer, P. Kondratieva, and R. Westermann, "A particle system for interactive visualization of 3D flows," IEEE Trans. Vis. Comput. Graphics, vol. 11, no. 6, pp. 744-756, 2005.
88. Y. Liu, X. Liu, and E. Wu, "Real-time 3D fluid simulation on GPU with complex obstacles," in Proc. Pacific Graph. 2004, Oct. 2004, pp. 247-256.
89. A. Sanderson, M. Meyer, R. Kirby, and C. Johnson, "A framework for exploring numerical solutions of advection-reactiondiffusion equations using a GPU-based approach," Comput Vis. Sci., 2007.
90. K. E. Batcher, "Sorting networks and their applications," in AFIPS Spring Joint Comput. Conf., 1968, vol. 32, pp. 307-314.
91. I. Buck and T. Purcell, "A toolkit for computation on GPUs," in GPU Gems, R. Fernando, Ed. Boston, MA: Addison-Wesley, 2004, ch. 37, pp. 627-630.
92. N. Govindaraju, J. Gray, and D. Manocha, "GPUTeraSort: High performance graphics coprocessor sorting for large database management," in Proc. ACM SIGMOD Conf., Jun. 2006, pp. 325-336.
93. J. Gray. (2006). Indy penny sort benchmark results. [Online]. Available: http://www.research.microsoft.com/barc/SortBenchmark/
94. PeakStream. (2007). High performance modeling of derivative prices using the PeakStream platform. [Online]. Available: http://www. peakstreaminc.com/reference/peakstream-finance-technote.pdf
95. C. Kolb and M. Pharr, "Option pricing on the GPU," in GPU Gems 2, M. Pharr, Ed. Boston, MA: Addison-Wesley, 2005, ch. 45, pp. 719-731.
96. Stanford University. (2007). Folding@Home Project. [Online]. Available: http://www.folding.stanford.edu/
97. I. Buck. (2006, Nov. 13). "GeForce 8800 & NVIDIA CUDA: A new architecture for computing on the GPU," in Proc. Supercomput. 2006 Workshop; General Purpose GPU Comput. Practice Exper., Tampa, FL. [Online]. Available: www.gpgpu.org/sc2006/workshop/presentations/Buck-NVIDIA-Cuda.pdf
98. Stanford Univ. (2007). Folding@Home on ATI GPU's: A major step forward. [Online]. Available: http://www.folding.stanford.edu/FAQ-ATI.html
99. D. R. Horn, D. M. Houston, and P. Hanrahan, "ClawHMMER: A streaming HMMer-search implementation," in Proc. 2005 ACM/IEEE Conf. Supercomput., Nov. 2005, p. 11.
100. G. Amdahl, "Validity of the single processor approach to achieving large-scale computing capabilities," in Proc. AFIPS Conf., 1967, vol. 30, pp. 483-485.
101. J. Peddie. (2007, Mar.). "4th Quarter 2006: PC-based graphics shipments marketactivity," Market Watch. [Online]. Available: http://www.jonpeddie.com/MarketWatch.shtml
102. G. Moore. (1965). "Cramming more components onto integrated circuits," Electron. Mag. [Online]. Available: http://www.intel.com/ technology/mooreslaw/index.htm
103. S. Pronovost, H. Moreton, and T. Kelley. (2006, May). Windows display driver model (WDDM) v2 and beyond [Online]. Available: http://www.download. microsoft.com/download/5/b/9/5b97017b-e28a-4bae-ba48-174cf47d23cd/PRI103-WH06. ppt
104. J. Stokes. (2007, Jun.). Clearing up the confusion over Intel's Larrabee, Part II. [Online]. Available:http://www.arstechnica.com/news.ars/ post/20070604-clearing-up-the-confusion-over-intels-larrabee-part-ii.html
105. P. Otellini, "Extreme to mainstream," in Proc. IDF Fall 2006, San Francisco, CA. [Online]. Available: http://www.download.intel.com/ pressroom/kits/events/idffall-2007/KeynoteOtellini.pdf
106. P. Hester and B. Drebin. (2007, Jul.). 2007 Technology Analyst Day. [Online]. Available:http://www.amd.com/us-en/assets/content-type/ DownloadableAssets/July-2007-AMD-2Analyst-Day-Phil-Hester-Bob-Drebin.pdf
107. AMD. (2006). Enterprise stream processing. [Online]. Available: http://www.ati.amd.com/products/streamprocessor/index.html
108. NVIDIA. (2006, May). NVIDIA Tesla: CPU computing technical brief. [Online]. Available: http://www.nvidia.com/docs/IO/43395/Compute-Tech-Brief-v1- 0-0-final.pdf
109. Intel, "45 nm product press briefing," in Proc. IDF Fall 2007, San Francisco, CA. [Online]. Available: http://www.intel.com/ pressroom/kits/events/id ffall-2007/BriefingSmith45nm.pdf
110. A. Adl-Tabatabai, C. Kozyrakis, and B. Saha. (2006, Dec). "Unlocking concurrency: Multicore programming with transactional memory," ACM Queue. [Online]. 4(10), pp. 24-33. Available: http://www.acmqueue.org/modules.php?name= Content&pa=showpage&pid=444