A low-power unified arithmetic unit for programmable handheld 3-D graphics systems

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 8, 2007, Pages 1767-1778

  Nam, Byeong Gyu ^a,b   Kim, Hyejung ^a,b   Yoo, Hoi Jun ^a,b  

^a Korea Advanced Institute of Science and Technology ^*

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

3 D computer graphics; Computer arithmetic; Handheld systems; Logarithmic number system; Unified arithmetic unit

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; ERROR ANALYSIS; FUNCTION EVALUATION; HAND HELD COMPUTERS; VECTORS;

COMPUTER ARITHMETIC; HANDHELD SYSTEMS; LOGARITHMIC NUMBER SYSTEM; UNIFIED ARITHMETIC UNIT;

THREE DIMENSIONAL COMPUTER GRAPHICS;

EID: 34547436736     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.900243     Document Type: Conference Paper

References (20)

1. J.-H. Sohn, Y.-H. Park, C.-W. Yoon, R. Woo, S.-J. Park, and H.-J. Yoo, "Low-power 3D graphics processors for mobile terminals," IEEE Commun. Mag., vol. 43, no. 12, pp. 90-99, Dec. 2005.
2. E. Lindholm, M. J. Kilgard, and H. Moreton, "A user-programmable vertex engine," in Proc. ACM SIGGRAPH 2001, pp. 149-158.
3. Microsoft Corporation, "Microsoft DirectX Technology Overview." [Online]. Available: http://www.microsoft.com/windows/directx
4. Khronos Group, OpenGL-ES 2.0. [Online]. Available: http://www.khronos.org
5. "ADSP-21000 Family Application Handbook," Analog Devices, Jul. 1994.
6. S. F. Oberman and M. Y. Siu, "A high-performance area-efficient multifunction interpolator," in Proc. IEEE 17th Int. Symp. Computer Arithmetic (ARITH17), Jun. 2005, pp. 272-279.
7. J.-A. Pineiro, S. F. Oberman, J.-M. Müller, and J. D. Bruguera, "High-speed function approximation using a minimax quadratic interpolator," IEEE Trans. Computers, vol. 54, no. 3, pp. 304-318, Mar. 2005.
8. S. Pan, Y. Ben-Arie, E. Orian, I. Barak, Y. Shapira, S. Bresticker, H. David, H. Folkman, J. Efrat, L. Tzukerman, Z. Dahan, D. Kolton, and Y. Shvager, "A 32 b 64-matrix parallel CMOS processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) 1999 Dig. Tech. Papers, pp. 262-263.
9. J.-H. Sohn, R. Woo, and H.-J. Yoo, "A programmable vertex shader with fixed-point SIMD datapath for low power wireless applications," in Proc. SIGGRAPH/Eurographics Workshop on Graphics Hardware, Aug. 2004, pp. 107-114.
10. J. N. Mitchell, Jr., "Computer multiplication and division using binary logarithms," IRE Trans. Electronic Computers, vol. 11, pp. 512-517, Aug. 1962.
11. F.-S. Lai and C-F. E. Wu, "A hybrid number system, processor with geometric and complex arithmetic capabilities," IEEE Trans. Computers, vol. 40, no. 8, pp. 952-962, Aug. 1991.
12. G. K. Kolli, "3D graphics optimization for ARM architecture," presented at the Game Developers Conf., San Francisco, CA, 2002.
13. M. Combet, H. Zonneveld, and L. Verbeek, "Computation of the base two logarithm of binary numbers," IEEE Trans. Electronic Computers, vol. 14, pp. 863-867, Dec. 1965.
14. E. L. Hall, D. D. Lynch, and S. J. Dwyer, III, "Generation of products and quotients using approximate binary logarithms for digital filtering applications," IEEE Trans. Computers, vol. 19, no. 8, pp. 97-105, Feb. 1970.
15. K. H. Abed and R. E. Siferd, "CMOS VLSI implementation of a low-power logarithmic converter," IEEE Trans. Computers, vol. 52, no. 11, pp. 1421-1433, Nov. 2003.
16. K. H. Abed and R. E. Siferd, "VLSI implementation of a low-power antilogarithmic converter," IEEE Trans. Computers, vol. 52, no. 9, pp. 1221-1228, Sep. 2003.
17. OpenGL Programming Guide, 3rd ed. Reading, MA: Addison Wesley, 1999, OpenGL ARB.
18. J.-H. Sohn, J.-H. Woo, M.-W. Lee, H.-J. Kim, R. Woo, and H.-J. Yoo, "A fixed-point multimedia co-processor with. 50 Mvertices/s programmable SIMD vertex shader for mobile applications," in. Proc. Eur: Solid-State Circuits Conf. (ESSCIRC), 2005, pp. 207-210.
19. F. Arakawa, T. Yoshinaga, T. Hayashi, Y. Kiyoshige, T. Okada, M. Nishibori, T. Hiraoka, M. Ozawa, T. Kodama, T. Irita, T. Kamei, M. Ishikawa, Y. Nitta, O. Nishii, and T. Hattori, "An embedded processor core for consumer appliances with. 2.8 GFLOPS and 36 Mpolygons/s," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 334-335.
20. H.-J. Oh, S. M. Muller, C. Jacobi, K. D. Tran, S. R. Cottier, B. W. Michael, H. Nishikawa, Y. Totsuka, T. Namatame, N. Yano, T. Machida, and S. H. Dhong, "A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 759-771, Apr. 2006.