Embedded processing at the heart of life and style

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 51, Issue , 2008, Pages 32-37

  Muller, Mike ^a  

^a ARM LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS;

APPLICATION REQUIREMENTS; DOMAIN SPECIFIC ARCHITECTURES; EMBEDDED PROCESSING; EMBEDDED PROCESSORS; FUTURE GENERATIONS; ORDERS OF MAGNITUDE; SEMICONDUCTOR COMPANIES; SILICON TECHNOLOGIES;

SCALE (DEPOSITS);

EID: 49549094324     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2008.4523045     Document Type: Conference Paper

References (13)

1. 3rd Generation Partnership Project(3GPP), 3gpp ts 25.848, Physical layer aspects of Ultra High Speed Downlink Packet Access, 2001.
2. 3rd Generation Partnership Project(3GPP), Long Term Evolution of the 3GPP radio technology. http://www.3gpp.org/Highlights/LTE/LTE.htm, 2006.
3. rd International Symposium on Computer Architecture (ISCA'06), pp. 89-101, 2006.
4. Samsung Electronics Co. Press release: Samsung launches the world's first 10 megapixel camera phone. http://www.samsung.com/PressCenter/PressRelease/ PressRelease.asp?seq=20061010 0000293204, Seoul, Korea, Oct. 10th, 2006.
5. International Technology Roadmap for Semiconductors (ITRS) System drivers 2005. http://www.itrs.net/Links/2005ITRS/Home2005.htm
6. Ref: VLSI Research http://www.vlsiresearch.com/
7. Stern Review: Economics for Climate Change 2007, http://www.hmtreasury. gov.uk/independent_reviews/stern_review_economics_climate_change/ stern_review_report.cfm
8. EDN Europe 6th June 2007 Issy-les-Moulineaux cedex Paris, France.
9. wwwf.itfacts.biz
10. http://www.businessweek.com/technology/content/jul2007/ tc2007072_957316_page_2.htm
11. Kazuyuki Hirata and John Goodacre, "ARM MPCore: The Streamlined and Scalable ARM11 Processor Core," Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific, pp. 747-748, Jan. 2007
12. S. B. Furber, S. Temple and A. D. Brown, "High-Performance Computing for Systems of Spiking Neurons" Proc. AISB'06 workshop on GC5: Architecture of Brain and Mind, Bristol, Vol.2, pp 29-36, April 2006.
13. http://www.computer50.org/