A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 547-548

  Urard, P ^a   Paumier, L ^a   Georgelin, P ^a   Michel, T ^a   Lebars, V ^a   Yeo, E ^a   Gupta, B ^b  

^a STMICROELECTRONICS   (France)

^b W5Networks   (United States)

Author keywords

DVB S2; FEC (forward error correction); LDPC

Indexed keywords

CODES (SYMBOLS); DECODING;

DIGITAL MODULATION; DVB-S2; LOW-DENSITY PARITY CHECK (LDPC) CODES;

CMOS INTEGRATED CIRCUITS;

EID: 27944458815     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193869     Document Type: Conference Paper

References (9)

1. Draft ETSI EN 302 307 V1.1.1, 2004-06
2. R. Bose and D. Ray-Chaudhuri, On a class of error correcting binary group codes, Inform. Contr., vol. 3, pp. 68 69, 1960
3. R. Gallager, "Low density parity check codes," IRE Trans. Inform. Theory, vol. IT-8, pp. 21, Jan 28, 1962
4. A. Blanksby and C. Rowland, "A 690-mW 1-Gbit/s 1024-bit rate-1/2 low density parity check code decoder," IEEE J. Solid-State Circuits, vol. 37, no. 3, Mar 2002, pp. 404-412
5. E. Yeo, et. al., "High throughput low-density parity-check architectures," Proc. IEEE Globecom 2001, pp. 3019-3024, San Antonio, TX., Nov 25-29, 2001
6. P. Urard, et. al., "A Generic 350Mb/s Turbo-Codec Based on a 16-states SISO Decoder, "Proc. IEEE ISSCC 2004, pp. 424-425, Feb 2004, San Francisco, CA
7. P. Georgelin "Formal verification of synchronous digital systems, based on symbolic simulation". PhD Thesis, Université Joseph Fourier, France, 18 Oct 2001
8. M. Kaufmann, P. Manolios, and J.S. Moore, "Computer-Aided Reasoning: An Approach", Kluwer Academic Publishers, June 2000.
9. P. Urard, et al. "A 135Mbps DVB-S2 Compliant Codec based on 64800-bit LDPC and BCH Codes" Proc. IEEE ISSCC 2005, pp. 446-447, Feb 2005, San Francisco, CA