Efficient hardware implementations of low bit depth motion estimation algorithms

IEEE Signal Processing Letters

Volumn 16, Issue 6, 2009, Pages 513-516

  Çelebi, Anil ^a   Urhan, Ožuzhan ^a   Hamzaoǧlu, Ilker ^b   Ertürk, Sarp ^a  

^a KOCAELI UNIVERSITY   (Turkey)

^b SABANCI UNIVERSITY   (Turkey)

Author keywords

Low bit depth motion estimation; Motion estimation hardware; Source pixel based linear arrays

Indexed keywords

BIT DEPTH; BLOCK MEMORIES; DATA FLOW; FULL SEARCH; HARDWARE ARCHITECTURE; HARDWARE IMPLEMENTATIONS; LOW BIT-DEPTH MOTION ESTIMATION; MOTION ESTIMATION ALGORITHM; NUMBER OF DATUM; ONE BIT TRANSFORM; POWER CONSUMPTION; REAL TIME VIDEOS; SOURCE PIXEL BASED LINEAR ARRAYS;

ALGORITHMS; ARRAY PROCESSING; ESTIMATION; HARDWARE; MATHEMATICAL TRANSFORMATIONS; PIXELS;

MOTION ESTIMATION;

EID: 68949166943     PISSN: 10709908     EISSN: None     Source Type: Journal    
DOI: 10.1109/LSP.2009.2017222     Document Type: Article

References (13)

1. B. Natarajan, V. Bhaskaran, and K. Konstantinides, "Low-complexity block-based motion estimation via one-bit transforms," IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 3, pp. 702-706, Aug. 1997.
2. S. Ertürk, "Multiplication-free one-bit transform, for low-complexity block-based motion, estimation," IEEE Signal Process. Lett., vol. 14, no. 2, pp. 109-112, Feb. 2007.
3. H. Lee and J. Jeong, "Early termination scheme for binary block motion estimation," IEEE Trans. Consumer Electron., vol. 53, no. 4, pp. 1682-1686, Nov. 2007.
4. A. Ertürk and S. Erẗrk, "Two-bit transform for binary block motion estimation," IEEE Trans. Circuits Syst. Video Technol, vol. 15, no. 7, pp. 938-946, Jul. 2005.
5. O. Urhan and S. Ertürk, "Constrained one-bit transform for low complexity block motion estimation," IEEE Trans. Circuits Syst. Video Technol, vol. 17, no. 4, pp. 478-482, Apr. 2007.
6. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards: Algorithms and Architectures, 2nd ed. Norwell, MA: Kluwer, 1997.
7. J.-H. Luo, C.-N. Wang, and T. Chiang, "A novel all-binary motion estimation (ABME) with optimized hardware architectures," IEEE Trans. Circuits Syst. Video Technol, vol. 12, no. 8, pp. 700-712, Aug. 2002.
8. S. Yalcin, H. Ates, and I. Hamzaoglu, "A high performance hardware architecture for an SAD reuse based hierarchical motion, estimation algorithm for H.264 video coding," in Int. Conf. on Field Programmable Logic and Applications, Aug. 2005, pp. 509-514.
9. C. Chen, S.-Y. Chien, Y.-W. Huang, T.-C. Chen, T.-C. Wang, and L.-G. Chen, "Analysis and architecture design of variable block-size motion estimation for H.264/AVC," IEEE Trans. Circuits and Systems I, vol. 53, no. 2, pp. 578-593, Feb. 2006.
10. T.-C. Chen, Y.-H. Chen, S.-F. Tsai, S.-Y. Chien, and L.-G. Chen, "Fast algorithm, and architecture design of low-power integer motion estimation for H.264/AVC," IEEE Trans. Circuits Syst. Video Technol, vol. 17, no. 5, pp. 568-577, May 2007.
11. D. Ding, S. Yao, and L. Yu, "Memory bandwidth efficient hardware architecture for AVS encoder," IEEE Trans. on Consumer Electron., vol. 54, no. 2, pp. 675-680, May 2008.
12. C. Wei, H. Hui, T. Jiarong, and M. Hao, "A high-performance reconfigurable VLSI architecture for VBSME in H.264," IEEE Trans. Consumer-Electron., vol. 54, no. 3, pp. 1338-1345, Aug. 2008.
13. M. Parlak and I. Hamzaoglu, "Low power H.264 deblocking filter hardware implementations," IEEE Trans. Consumer Electron., vol. 54, no. 2, May 2008.