Profiling and mapping of parallel workloads on network processors

Proceedings of the ACM Symposium on Applied Computing

Volumn 1, Issue , 2005, Pages 890-896

  Weng, Ning ^a   Wolf, Tilman ^a  

^a University of Massachusetts Amherst   (United States)

Author keywords

Application profiling; Embedded systems; Multiprocessor scheduling; Network processors

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DATA REDUCTION; EMBEDDED SYSTEMS; ITERATIVE METHODS; PARALLEL PROCESSING SYSTEMS;

APPLICATION PROFILING; MULTIPROCESSOR SCHEDULING; NETWORK PROCESSORS; PARALLEL WORKLOADS;

COMPUTER NETWORKS;

EID: 33644544046     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1066677.1066879     Document Type: Conference Paper

References (22)

1. T. M. Austin and G. S. Sohi. Tetra: evaluation of serial program performance on fine-grain parallel processors. Technical Report 1163, Computer Science Department, University of Wisconsin, Madison, WI, July 1993.
2. F. Baker. Requirements for IP version 4 routers. RFC 1812, Network Working Group, June 1995.
3. J. Daemen and V. Rijmen. The block cipher Rijndael. In Lecture Notes in Computer Science, volume 1820, pages 288-296. Springer-Verlag, 2000.
4. M. A. Franklin and T. Wolf. Power considerations in network processor design. In M. A. Franklin, P. Crowley, H. Hadimioglu, and P. Z. Onufryk, editors, Network Processor Design: Issues and Practices, Volume 2, chapter 3, pages 29-50. Morgan Kaufmann Publishers, Nov. 2003.
5. S. D. Goglin, D. Hooper, A. Kumar, and R. Yavatkar. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal, 7(4):64-76, Nov. 2004.
6. M. Gries, C. Kulkarni, C. Sauer, and K. Keutzer. Exploring trade-offs in performance and programmability of processing element topologies for network processors. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9), pages 75-87, Anaheim, CA, Feb. 2003.
7. Intel Corp. Intel Second Generation Network Processor, 2002. http://www.intel.com/design/network/products/np-family/ixp2400.htm.
8. R. M. Karp. An introduction to randomized algorithms. Discrete Applied Mathematics, 34(1-3):165-201, Nov. 1991.
9. E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. F. Kaashoek. The Click modular router. ACM Transactions on Computer Systems, 18(3):263-297, Aug. 2000.
10. V. Lakamraju, I. Koren, and C. M. Krishna. Filtering random networks to synthesize interconnection networks with multiple objectives. IEEE Trans. Parallel Distributed Systems, 13(11):1139-1149, Nov. 2002.
11. B. A. Malloy, E. L. Lloyd, and M. L. Souffa. Scheduling DAG's for asynchronous multiprocessor execution. IEEE Transactions on Parallel and Distributed Systems, 5(5):498-508, May 1994.
12. R. Motwani and P. Raghavan. Randomized Algorithms. Cambridge University Press, New York, NY, 1995.
13. S. Nilsson and G. Karlsson. IP-address lookup using LC-tries. IEEE Journal on Selected Areas in Communications, 17(6): 1083-1092, June 1999.
14. R. Ramaswamy, N. Weng, and T. Wolf. Analysis of network processing workloads. Under submission.
15. R. Ramaswamy and T. Wolf. PacketBench: A tool for workload characterization of network processing. In Proc. of IEEE 6th Annual Workshop on Workload Characterization (WWC-6), pages 42-50, Austin, TX, Oct. 2003.
16. G. L. Reijns and A. J. C. van Gemund. Analysis of a shared-memory multiprocessor via a novel queuing model. Journal of Systems Architecture, 45(14):1189-1193, 1999.
17. A. L. Scherr. An analysis of time-shared computer systems. Technical Report TR-18, Massachusetts Institute of Technology, Cambridge, MA, USA, 1965.
18. N. Shah, W. Plishker, and K. Keutzer. NP-Click: A programming model for the intel IXP1200. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9), pages 100-111, Anaheim, CA, Feb. 2003.
19. Teja Technologies. TejaNP Datasheet, 2003. http://www.teja.com.
20. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. Design space exploration of network processor architectures. In Proc. of First Network Processor Workshop (NP-1) in conjunction with Eighth International Symposium on High Performance Computer Architecture (HPCA-8), pages 30-41, Cambridge, MA, Feb. 2002.
21. Y.-C. Wei and C.-K. Cheng. Ratio cut partitioning for hierarchical designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 10(7):911-921, July 1991.
22. N. Weng and T. Wolf. Pipelining vs. multiprocessors - choosing the right network processor system topology. In Proc. of Advanced Networking and Communications Hardware Workshop (ANCHOR 2004) in conjunction with The 31st Annual International Symposium on Computer Architecture (ISCA 2004), Munich, Germany, June 2004.