ILP-based scheme for timing variation-aware scheduling and resource binding

2008 IEEE International SOC Conference, SOCC

Volumn , Issue , 2008, Pages 27-30

  Chen, Yibo ^a   Ouyang, Jin ^a   Xie, Yuan ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CASE-BASED APPROACH; CIRCUIT DESIGNS; CIRCUIT TIMING; COMPUTATION TIME; DELAY ANALYSIS; DESIGN SPACE EXPLORATION; HIGH LEVEL SYNTHESIS; INTEGER LINEAR PROGRAMMING; LATENCY REDUCTION; PERFORMANCE ESTIMATION; PROCESS VARIATION; RESOURCE BINDING; TIMING ANALYSIS; TIMING VARIATIONS; TIMING YIELD;

INTEGER PROGRAMMING; INTEGRATED CIRCUIT MANUFACTURE; LINEARIZATION; SCHEDULING; SPACE RESEARCH; TIME MEASUREMENT;

TIMING CIRCUITS;

EID: 67650269446     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCC.2008.4641473     Document Type: Conference Paper

References (10)

1. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In DAC, pages 331-336, 2004.
2. A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. In ICCAD, pages 607-614, 2003.
3. S. Chaudhuri and R. A. Walker. ILP-based scheduling with time and resource constraints in high level synthesis. In VLSI Design, pages 17-20, 1994.
4. W. Shiue. High level synthesis for peak power minimization using ILP. In IEEE International Conference on Application-Specific Systems, Architectures, pages 103-112, 2000.
5. S. Tosun, O. Ozturk, and et al. An ILP formulation for reliability-oriented high-level synthesis. In ISQED, pages 364-369, 2005.
6. S. Borkar. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. Micro, IEEE, 25(6):10-16, 2005.
7. W. L. Hung, X. Wu, and Y. Xie. Guaranteeing performance yield in high-level synthesis. In ICCAD, pages 303-309, 2006.
8. J. Jung and T. Kim. Timing variation-aware high-level synthesis. In ICCAD, 2007.
9. K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. checktc and mintc: Timing verification and optimal clocking of synchronous digital circuits. In ICCAD, pages 552-555, 1990.
10. C. Guret, C. Prins, and M. Sevaux. Applications of optimization with Xpress-MP. Dash Optimization Ltd., 2000.