Fault tolerance assessment of PIC microcontroller based on fault injection

2009 10th Latin American Test Workshop, LATW 2009

Volumn , Issue , 2009, Pages

  Eghbal, Ashkan ^a   Zarandi, Hamid R ^a   Yaghini, Pooria M ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

FAILURE RATE; FAULT INJECTION; FILE REGISTERS; PIC MICROCONTROLLERS; PROGRAM COUNTERS; SYSTEM FAILURES; TRANSIENT FAULTS; VHDL-MODEL;

CONTROLLERS; ERRORS; FAULT TOLERANCE; FAULT TREE ANALYSIS; MICROCONTROLLERS; SIGNAL INTERFERENCE; SOFTWARE TESTING; SYSTEMS ENGINEERING;

QUALITY ASSURANCE;

EID: 67649865566     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LATW.2009.4813808     Document Type: Conference Paper

References (14)

1. Y. Nakamura, and K. Hiraki., "Highly Fault-Tolerant FPGA Processor by Degrading Strategy," Pacific Rim International Symposium on Dependable Computing, pp. 75-78, 2002.
2. J. Aidemark, J. Vinter, P. Folkesson, and J. Karlsson, "GOOFI: Generic Object-Oriented Fault Injection Tool," International Conference on Dependable Systems and Networks, pp. 83-88, 2001.
3. J. Arlat, Y. Crouzet, J. Karlsson, P. Folkesson, E. Fuchs, and G.H. Leber, " Comparison of Physical and Software-Implemented Fault Injection Techniques," IEEE Transactions on Computer, pp. 1115-1133, 2003.
4. D. Gil, J. Garcia, J. C. Baraza, and P. J. Gil, "A Study of the Effects of Transient Fault Injection Into the VHDL Model of a Fault-Tolerant Microcomputer System," 6th IEEE International On-Line Testing Sysmposium, pp. 73-79, 2000.
5. H. R. Zarandi, S. G. Miremadi, and A. Ejlali, "Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models," Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI systems, pp. 485-492, 2003.
6. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. patel, "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," Proceedings of the International Conference on Dependable Systems and Networks, pp. 61-70, 2004.
7. M. Rebaudengo, M. Sonza Reorda, and M. Violante, "An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor," Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 602-607, 2003.
8. M. Rebaudengo, M. Sonza Reorda, and M. Violante, "Analysis of SEU Effects in a Pipelined Processor," Proceedings of the IEEE International On-Line Testing Sysmposium, pp. 206-210, 2002.
9. F. Lima, L. Carro, R. Velazco, and R. Reis, "Injecting Multiple Upsets in a SEU Tolerant 8051 Micro-Controller," Proceedings of the IEEE International On-Line Testing Sysmposium, pp. 194, 2002.
10. N. Mehdizadeh, M. Shokrolah-Shirazi, and S.G. Miremadi, "Analyzing Fault Effects in the 32-bit OpenRISC 1200 Microprocessor," The Third International Conference on Availability, Reliability and Security, pp. 648-652, 2008.
11. E. Chaboot, J. McCluskey, J. Wu, and Y. Sun, "Microcontroller-Based Artificial Synapse," Proceedings of the IEEE 31st Annual Northeast in Bioengineering Conference, pp. 30-31, 2005.
12. K. Tunlasakun, K. Kirtikara, S. Thepa, V. Monyakul, "A Microcontroller-Based Islanding Detection For Grid Connected Inverter," The 47th Midwest Symposium on Circuits and Systems, pp.267-269, 2004.
13. PIC Core, Hamburg University, URL: www.informatik.uni-hamburg.de/vhdl/
14. G. Memik, M.T.kandemir, and O. Ozturk, "Increasing Register File Immunity to Transient Erros," Design, Automation and Test in Europe, pp. 586-591, 2005.