parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network

Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009

Volumn , Issue , 2009, Pages 576-581

  Amirali, Shayan ^a   Xiang, Hu ^b   He, Peng ^a   Wenjian, Yu ^c   Wanping, Zhang ^a   Chung Kuan, Cheng ^a   Mikhail, Popovich ^d   Xiaoming, Chen ^d   Lew, Chua Eaon ^d   Xiaohua, Kong ^d  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c TSINGHUA UNIVERSITY   (China)

^d QUALCOMM INC   (United States)

Author keywords

Frequency time co simulation; Non ideal voltageregulator; Parallel processing; Power distribution network

Indexed keywords

BROADBAND FREQUENCY; COMMERCIAL SIMULATORS; FREQUENCY AND TIME DOMAINS; FREQUENCY-TIME CO-SIMULATION; NANO SCALE; NON-IDEAL VOLTAGEREGULATOR; OFF-CHIP; PARALLEL FLOWS; PARALLEL PROCESSING; POWER DISTRIBUTION NETWORK; POWER INTEGRITY; SIMULATION TIME; SINGLE PROCESSORS; TRANSIENT VOLTAGE;

DISTRIBUTED PARAMETER NETWORKS; DISTRIBUTION OF GOODS; ELECTRIC NETWORK ANALYSIS; ELECTRIC POTENTIAL; ELECTRIC POWER DISTRIBUTION; FLOW SIMULATION; FREQUENCY RESPONSE; NANOSTRUCTURED MATERIALS; TIME DOMAIN ANALYSIS; VOLTAGE CONTROL; VOLTAGE STABILIZING CIRCUITS;

SIMULATORS;

EID: 67649662615     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2009.4810358     Document Type: Conference Paper

References (15)

1. Semiconductor Industry Association, "International technology roadmap for semiconductors," in http://www.itrs.net.
2. M. Popovich, A. V. Mezhiba, and E. G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors. Springer, 2008.
3. M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. Blaauw, "Hierarchical Analysis of Power Distribution Networks," IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 2, pp. 159-168, Feb. 2002.
4. L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology," IEEE Transactions on Advanced Packaging, vol. 22, no. 3, pp. 284-291, Aug. 1999.
5. H. Qian, S. R. Nassif, and S. S. Sapatnekar, "Power Grid Analysis Using Random Walks," IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 8, Aug. 2005.
6. S. S. Sapatnekar and H. Su, "Analysis and Optimization of Power Grids," IEEE Design &Test of Computers, vol. 20, pp. 7-15, May 2003.
7. J. Shi, Y. Cai, S. X. Tan, and X. Hong, "High Accurate Pattern Based Precondition Method for Extremely Large Power/Ground Grid Analysis," International Symposium on Physical Design, pp. 108-113, 2006.
8. C. Zhuo, J. Hu, M. Zhao, and K. Chen, "Power Grid Analysis and Optimization Using Algebraic Multigrid," IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 4, pp. 738-751, Apr. 2008.
9. FWgrid project, "http://fwgrid.ucsd.edu."
10. "http://www.sigrity.com/products/powersi/powersi.htm."
11. Y. Qui, "High-Frequency Modeling and Analysis Buck and Multiphase Buck Convertors," Virginia Tech Ph.D. Dissertation, 2001.
12. K. Yao, M. Xu, Y. Meng, and F. C. Lee, "Design Considerations for VRM Transient Response Based on the Output Impedance," IEEE Transaction on Power Electronics, vol. 18, no. 6, Nov. 2003.
13. W. Zhang, L. Zhang, R. Shi, H. Peng, Z. Zhu, L. Chua-Eoan, R. Murgai, T. Shibuya, N. Ito, and C. K. Cheng, "Fast Power Network Analysis with Multiple Clock Domains," in 25th International Conference on Computer Design, 2007, Oct. 2007, pp. 456-463.
14. L. M. Wedepohl and L. Jackson, "Modified Nodal Analysis: an Essential Addition to Electrical Circuit Theory and Analysis," Engineering Science and Education Journal, no. 3, pp. 84-92, Jun. 2002.
15. D. Deshrijver and T. Dhaene, "Broadband macromodelling of passive components using orthonormal vector fitting," Electronic Letters, vol. 41, pp. 1160-1161, Oct. 2005.