Demonstrable differential power analysis attacks on real-world FPGA-based embedded systems

Integrated Computer-Aided Engineering

Volumn 16, Issue 2, 2009, Pages 119-130

  Sun, Song ^a   Yan, Zijun ^a   Zambreno, Joseph ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS DESIGN; AUTOMATED DATA ACQUISITION; AUTOMATION SYSTEMS; COMPUTER SECURITY; CRYPTOGRAPHIC SYSTEMS; CUSTOM HARDWARES; DATA ENCRYPTION STANDARD; DIFFERENTIAL POWER ANALYSIS; DIFFERENTIAL POWER ANALYSIS ATTACK; DPA ATTACKS; FPGA BOARDS; FPGA-BASED IMPLEMENTATION; POWER ANALYSIS; POWER ANALYSIS ATTACK; PROCESSING ELEMENTS; REAL-WORLD; REAL-WORLD SYSTEM; THEORY AND PRACTICE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER HARDWARE; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SECURITY OF DATA; SIGNAL ANALYSIS; SMART CARDS;

CRYPTOGRAPHY;

EID: 67649398987     PISSN: 10692509     EISSN: None     Source Type: Journal    
DOI: 10.3233/ICA-2009-0309     Document Type: Article

References (24)

1. M.-L. Akkar and C. Giraud, An implementation of DES and AES secure against some attacks, in: Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2001, pp. 309-318.
2. M. Alexander, Power Distribution System (PDS) Design: Using Bypass/Decoupling Capacitors, available at
3. H. Bar-El, Introduction to Side Channel Attacks, available at http://www.discretix.com , 2007.
4. S. Brown and Z. Vranesic, Fundamentals ofDigital Logic with Verilog Design, McGraw-Hill, 2003.
5. C. Clavier, J.-S. Coron and N. Dabbous, Differential power analysis in the presence of hardware countermeasures, in: Proceedings ofthe International Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2000, pp. 252263.
6. J.-S. Coron, Resistance against differential power analysis for elliptic curve cryptosystems, in: Proceedings ofthe International Workshop on Cryptographic Hardware and Embedded Systems (CHES), 1999, pp. 292-302.
7. T. Jaynes, Jitter, Power Integrity, And Proper Pds Design For fpga Systems, available at , 2003.
8. M. Joye, P. Paillier and B. Schoenmakers, On second-order differential power analysis, in: Proceedings ofthe International Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2005, pp. 293-308.
9. P. Kocher, J. Jaffe and B. Jun, Differential power analysis, in: Proceedings ofAdvances in Cryptology (Crypto), August 1999, pp. 388-397.
10. T.L. McDaniel III, An Investigation OfDifferential Power analysis Attacks On Fpga-Based Encryption Systems, Master'S Thesis, Virginia Polytechnic Institute and State University, 2003.
11. E.D. Mulder, S.B. Ors, B. Preneel and I. Verbauwhede, Differential power and electromagnetic attacks on a FPGA implementation of elliptic curve cryptosystems, Computers and Electrical Engineering (2007), 367-382.
12. National Institute of Standards and Technology, FIPS PUB 46-3, Data Encryption Standard (DES), available at http://www.nist.gov , Oct, 1999.
13. S.B. Ors, F. Gurkaynak, E. Oswald and B. Preneel, Power-analysis attack on an ASIC AES implementation, in: Proceedings ofthe International Conference on Information Technology: Coding and Computing (ITCC'04), (Vol. 2), Washington, DC, USA, 2004, p. 546, IEEE Computer Society.
14. S.B. Ors, E. Oswald and B. Preneel, Power-analysis attacks on an FPGA - first experimental results, in: Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems (CHES), September 2007, pp. 35-50, .
15. A. Schuster and E. Oswald, Differential power analysis of an AES implementation, Technical Report IAIK-TR 2004/06/25, Institute for Applied Information Processing and Communications, Graz University of Technology, June 2004.
16. F.-X. Standaert, S.B. Ors, J.-J. Quisquater and B. Preneel, Power analysis attacks against FPGA implementations of the DES, in: Proceedings ofthe International Conference on Field-Programmable Logic and its Applications (FPL), August 2004, pp. 84-94.
17. S. Sun, Z. Yan and J. Zambreno, Experiments in attacking FPGA-based embedded systems using differential power analysis, in: IEEE International Conference on Electro/Information Technology (EIT), May 2008, pp. 7-12.
18. The MathWorks, Instrument Control Toolbox 2.4.2, available at , 2007.
19. K. Tiri, M. Akmal and I. Verbauwhede, A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smartcards, in: Proceedings of the European Solid-State Circuits Conference (ESSCIRC), September 2002, pp. 403-406.
20. K. Tiri and I. Verbauwhede, Place and route for secure standard cell design, in: Proceedings of the Smart Card Research and Advanced Application IFIP Conference (CARDIS), 2004, p. 143.
21. K. Tiri and I. Verbauwhede, A digital design flow for secure integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25(7) (July 2006), 1197-1208.
22. R. Velegalati and P. Yalla, Differential power analysis attack on FPGA implementation of AES, available at 2008/DPA report.pdf, 2008.
23. Xilinx, Virtex-II Pro Family Complete Data Sheet, available at , 2007.
24. J. Zambreno, D. Nguyen and A. Choudhary, Exploring area/ delay tradeoffs in an AES FPGA implementation, Proceedings ofthe International Conference on Field-Programmable Logic and its Applications (FPL), August 2004, 575-585.