Design and analysis of a silicon-based millimeter-wave divide-by-3 injection-locked frequency divider

2009 9th Topical Meeting on Silicon Monolithic Integrated Circuits in RF System, SiRF'09 - Digest of Papers

Volumn , Issue , 2009, Pages 5-8

  Wang, Chun Cheng ^a   Chen, Zhiming ^a   Jain, Vipul ^a   Heydari, Payam ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

BiCMOS integrated circuits; Divide by 2; Divide by 3; Injection locked frequency divider (ILFD); Millimeter wave; W band

Indexed keywords

BICMOS INTEGRATED CIRCUITS; DIVIDE-BY-2; DIVIDE-BY-3; INJECTION-LOCKED FREQUENCY DIVIDER (ILFD); W-BAND;

BICMOS TECHNOLOGY; FREQUENCY SYNTHESIZERS; INTEGRATED CIRCUITS; MILLIMETER WAVE DEVICES; MILLIMETER WAVES; MONOLITHIC INTEGRATED CIRCUITS;

FREQUENCY DIVIDING CIRCUITS;

EID: 65949087457     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMIC.2009.4770486     Document Type: Conference Paper

References (10)

1. V. Jain, B. Javid, and P. Heydari, "A 24/77GHz Dual-Band BiCMOS Frequency Synthesizer," to appear in IEEE Custom Integrated Circuits Conf., Sept. 2008.
2. J. Lee, M. Liu, and H. Wang, "A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology," IEEE J. Solid-State Circuits, vol.43, no. 6, pp. 1414-1426, June 2008.
3. A. Mazzanti, P. Uggetti, and F. Svelto, "Analysis and Design of Injection-Locked LC Dividers for Quadrature Generation," IEEE J. Solid-State Circuits, vol.39, no. 9, pp. 1425-1433, Sept. 2004.
4. T. Shibasaki, et al., "20-GHz Quadrature Injection-Locked LC Dividers With Enhanced Locking Range," IEEE J. Solid-State Circuits, vol.43, no. 3, pp. 610-618, March 2008.
5. H. Wu and L. Zhang, "A 16-to-18GHz 0.18um Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider," IEEE ISSCC Dig. Tech. Papers, pp. 27-29, Feb. 2006.
6. C.-H. Wang, C.-C. Chen, M.-F. Lei, M.-C. Chuang, and H. Wang, "A 66-72 GHz Divide-by-3 Injection-Locked Frequency Divider," IEEE ASSCC, pp. 344-347, Nov. 2007.
7. S. Verma, H. Rategh, and T. Lee, "A unified model for injection-locked frequency dividers," IEEE J. Solid-State Circuits, vol.38, no. 6, pp. 1015-1027, June 2003.
8. A. Safarian, S. Anand, and P. Heydari, "On the Dynamics of Regenerative Frequency Dividers," IEEE Trans. On Circuits and Systems - II, vol.53, no. 12, pp. 1413-1417, Dec., 2006.
9. C. Cao, Y. Ding, and K. O, "A 50-GHz Phase-Locked Loop in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol.42, no. 8, pp. 1649-1656, Aug., 2007.
10. S. Pellerano, et al, "A 39.1-to-41.6GHz Fractional-N Frequency Synthesizer in 90nm CMOS," IEEE ISSCC Dig. Tech. Papers, pp. 484-630, Feb. 2008.