A 24/77GHz dual-band BiCMOS frequency synthesizer

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2008, Pages 487-490

  Jain, Vipul ^a   Javid, Babak ^a   Heydari, Payam ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Automotive radar; BiCMOS integrated circuits; Dual band; Frequency synthesizer; Injection locked divider; Millimeter wave; Phase locked loop; VCO

Indexed keywords

AUTOMOTIVE RADAR; BICMOS INTEGRATED CIRCUITS; DUAL-BAND; INJECTION-LOCKED DIVIDER; MILLIMETER-WAVE; PHASE-LOCKED LOOP; VCO;

FREQUENCY SYNTHESIZERS; HETERODYNING; INTEGRATED CIRCUITS; MILLIMETER WAVES; PHASE LOCKED LOOPS; RADAR; SEMICONDUCTING SILICON; SIGNAL GENERATORS; SPURIOUS SIGNAL NOISE; VARIABLE FREQUENCY OSCILLATORS;

BICMOS TECHNOLOGY;

EID: 57849149120     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2008.4672127     Document Type: Conference Paper

References (9)

1. A. Natarajan, et al., "A 77-GHz Phased-Array Transceiver With OnChip Antennas in Silicon: Transmitter and Local LO-Path Phase Shifting," IEEE J. Solid State Circuits, vol. 41, pp. 2807-2819, Dec., 2006.
2. S. Trotta, et al., "A 79GHz SiGe-Bipolar Spread-Spectrum TX for Automotive Radar," ISSCC Dig. Tech. Papers, pp. 430-613, Feb., 2007.
3. I. Gresham, et al., "A fully integrated 24 GHz SiGe receiver chip in a low-cost QFN plastic package," Radio Frequency Integrated Circuits Symp., June 2006.
4. H. Li and H.-M. Rein, "Millimeter-Wave VCOs With Wide Tuning Range and Low Phase Noise, Fully Integrated in a SiGe Bipolar Production Technology," IEEE J. Solid State Circuits, vol. 38, pp. 184-191, Feb., 2003.
5. E. Laskin, et al, "95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS," ISSCC Dig. Tech. Papers, pp. 180-181, Feb., 2008.
6. J. Lee, "A 75-GHz PLL in 90-nm CMOS Technology," ISSCC Dig. Tech. Papers, pp. 432-613, Feb., 2007.
7. H. Wu and L. Zhang, "A 16-to-18GHz 0.18-μm Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider," ISSCC Dig. Tech. Papers, pp. 2482-2491, Feb., 2006.
8. J. Jeong and Y. Kwon, "A Fully Integrated V-Band PLL MMIC Using 0.15-um GaAs pHEMT Technology," IEEE J. Solid State Circuits, vol. 41, pp. 1042-1050, May, 2006.
9. A. L. S. Loke, et al., "A Versatile 90-nm CMOS Charge-Pump PLL for SerDes Transmitter Clocking," IEEE J. Solid State Circuits, vol. 41, pp. 1894-1907, Aug., 2006.