20-GHz quadrature injection-locked LC dividers with enhanced locking range

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 3, 2008, Pages 610-618

  Shibasaki, Takayuki ^b   Tamura, Hirotaka ^c   Kanda, Kouichi ^a,c   Yamaguchi, Hisakatsu ^c   Ogawa, Junji ^a,c   Kuroda, Tadahiro ^a,b  

^a IEEE

^b KEIO UNIVERSITY   (Japan)

^c FUJITSU LABORATORIES LTD   (Japan)

Author keywords

Frequency dividers; Injection locking; Miller divider; Quadrature; Voltage controlled oscillators (VCO)

Indexed keywords

COUPLED CIRCUITS; FREQUENCY DIVIDING CIRCUITS; TOPOLOGY; TRANSCONDUCTANCE;

INJECTION LOCKING; MILLER DIVIDERS; MILLER TOPOLOGY;

VARIABLE FREQUENCY OSCILLATORS;

EID: 40149095643     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.916590     Document Type: Article

References (21)

1. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594-601, Apr. 2004.
2. B. Razavi, "A study of injection locking and pulling in oscillators," IEEE J. Solid-State Circuits, vol. 39, pp. 1415-1424, Sep. 2004.
3. S. Verma, H. R. Rategh, and T. H. Lee, "A unified model for injection-locked frequency dividers," IEEE J. Solid-State Circuits, vol. 38, pp. 1015-1027, Jun. 2003.
4. M. Tiebout, "A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider," IEEE J. Solid-State Circuits, vol. 39, pp. 1170-1174, Jul. 2004.
5. H. R. Rategh and T. H. Lee, "Superharmonic injection-locked frequency dividers," IEEE J. Solid-State Circuits, vol. 34, pp. 813-821, Jun. 1999.
6. J. Jeong and Y. Kwon, "V-band high-order harmonic injection-locked frequency-divider MMICs with wide bandwidth and low-power dissipation," IEEE Trans. Microw. Theory Tech., vol. 53, pp. 1891-1898, Jun. 2005.
7. S. Cheng, H. Tong, J. S. Martinez, and A. I. Karsilayan, "A fully differential low-power divide-by-8 injection-locked frequency divider up to 18 GHz," IEEE J. Solid-State Circuits, vol. 42, pp. 583-591, Mar. 2007.
8. J.-C. Chien, C.-S. Lin, L.-H. Lu, H. Wang, J. Yeh, C.-Y. Lee, and J. Chem, "A harmonic injection-locked frequency divider in 0.18-mm SiGe BiCMOS," IEEE Microw. Wireless Compon. Lett., vol. 16, pp. 561-563, Oct. 2006.
9. J. Jeong and Y. Kwon, "V-band harmonic injection-locked frequency divider using cross-coupled FETs," IEEE Microw. Wireless Compon. Lett., vol. 14, pp. 457-459, Oct. 2004.
10. H. R. Rategh, H. Samavati, and T. H. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver," IEEE J. Solid-State Circuits, vol. 35, pp. 780-787, May 2000.
11. A. Mazzanti, L. Larcher, and F. Svelto, "Balanced CMOS LC tank analog frequency dividers for quadrature LO deneration," in IEEE Custom Integrated Circuits Conf., Sep. 2005, pp. 575-578.
12. L. Zhang and H. Wu, "A double-balanced injection-locked frequency divider for tunable dual-phase signal generation," in IEEE Radio-Frequency Integrated Circuits Symp., Jun. 2006, pp. 137-140.
13. H. Zheng and H. C. Luong, "A 0.9-V double-balanced quadrature-input quadrature-output frequency divider," in IEEE Custom Integrated Circuits Conf. Sep. 2006, pp. 37-40.
14. A. Mazzanti, P. Uggetti, and F. Svelto, "Analysis and design of injection-locked LC dividers for quadrature generation," IEEE J. Solid-State Circuits, vol. 39, pp. 1425-1432, Sep. 2004.
15. A. Ravi, K. Soumyanath, L. Carley, and R. Bishop, "An integrated 10/5 GHz injection-locked quadrature LC VCO in a 0.18 mm digital CMOS process." in Proc. Eur. Solid State Circuits Conf., Sep. 2002, pp. 543-546.
16. T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, and T. Kuroda, "A 20-GHz injection-locked LC divider with a 25% locking range," in Symp. VLSI Circuits Dig., Jun. 2006, pp. 170-171.
17. Y.-H. Chuang. S.-L. Jang, and S.-H. Lee, "A wide band injection locked frequency divider with variable inductor load," IEEE Microw. Wireless Compon. Lett., vol. 17, pp. 460-462, Jun. 2007.
18. Serdes Framer Interface Level 5 (SFI-5): Implementation Agreement for 40 Gb/s Interface for Physical Layer Devices, Inter Optical Internet-working Forum, 2002 [Online]. Available: http://www.oiforum.com/public/documents/OIF-SFI5-01. 0.pdf
19. Serdes Framer Interface Level 5 Phase 2 (SFI-5.2): Implementation Agreement for 40 Gb/s Interface for Physical Layer Devices. Inter Optical Internetworking Forum, 2006 [Online]. Available: http://www.oiforum.com/public/ documents/OIF-SFI5-2%200_IA.pdf
20. H.-C. Chang, A. Borgioli, P. Yeh, and R. A. York, "Analysis of oscillators with external feedback loop for improved locking range and noise reduction," IEEE J. Solid-State Circuits, vol. 47, pp. 1535-1543, Aug. 1999.
21. R. Dehghani and S. M. Atarodi, "Design of an optimized 2.5 GHz CMOS differential LC oscillator," IEEE Proc. Microwaves Antennas Propagation, vol. 151, pp. 167-172, Apr. 2004.