Novel model for cell - System interaction (MCSI) in NAND flash

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2008, Pages

  Friederich, C ^a,b   Hayek, J ^b   Kux, A ^b   Muller, T ^b   Chan, N ^b   Kobernik, G ^b   Specht, M ^b   Richter, D ^b   Schmitt Landsiedel, D ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b QIMONDA DRESDEN GMBH AND CO OHG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EFFICIENT ALGORITHMS; EXPERIMENTAL DATUM; FUTURE TECHNOLOGIES; INTRINSIC NOISE; MEMORY CELLS; MEMORY SYSTEMS; MEMORY TRANSISTORS; NAND FLASH MEMORIES; NAND FLASHES; PROGRAM OPERATIONS; STEP PULSE; SYSTEM INTERACTIONS;

DATA STORAGE EQUIPMENT; ELECTRON DEVICES; FLASH MEMORY;

STOCHASTIC MODELS;

EID: 64549153942     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2008.4796826     Document Type: Conference Paper

References (7)

1. H. Kurata et al. "The impact of random telegraph signals on the scaling of multilevel flash memories" VLSI Circuits Tech Digest, pp. 112-113, 2006.
2. C. M. Compagnoni et al. "First evidence for injection statistics accuracy limitations in NAND flash constant-current Fowler-Nordheim programming" IEDM Tech Digest, pp. 165-168, 2007.
3. D. Kang et al. "Improving the cell characteristics using low-k gate spacer in 1Gb NAND flash memory" IEDM Tech Digest, pp. 1001-1004, 2006.
4. K. T. Park et al. "A zeroing cell-to-cell interference page architecture with temporary LSB storing program scheme for sub-40nm MLC NAND flash memories and beyond" VLSI Circuits Tech.Digest, pp. 188-189, 2007.
5. K. D. Suh et al. "A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme" ISSCC Tech Digest, pp. 128-129,350, 1995.
6. K. Takeuchi, T. Tanaka and T. Tanzawa "A multi-page cell architecture for high-speed programming multi-level NAND flash memories" VLSI Circuits Tech. Digest, pp. 67-68, 1997.
7. R. Cernea et al. "A 34MB/s-program-throiighput 16Gb MLC NAND with all-bitline architecture in 56nm" ISSCC Tech Digest, pp. 420-421,624, 2008.