|
Volumn , Issue , 2008, Pages
|
Physical and electrical analysis of the stress memorization technique (SMT) using poly-gates and its optimization for beyond 45-nm high-performance applications
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPRESSIVE STRAINS;
DRIVE CURRENTS;
ELECTRICAL ANALYSIS;
ELECTRICAL CHARACTERIZATIONS;
HIGH-PERFORMANCE APPLICATIONS;
KEY FACTORS;
METAL GATES;
OFFSET SPACERS;
PARASITIC RESISTANCES;
PHYSICAL ANALYSIS;
POLY GATES;
SMT PROCESS;
STRESS MEMORIZATION TECHNIQUES;
VERTICAL DIRECTIONS;
VOLUME EXPANSIONS;
ARSENIC;
DIFFUSERS (OPTICAL);
ELECTRON DEVICES;
GRAIN GROWTH;
PHOSPHORUS;
SURFACE MOUNT TECHNOLOGY;
ELECTRIC NETWORK ANALYSIS;
|
EID: 64549146610
PISSN: 01631918
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/IEDM.2008.4796612 Document Type: Conference Paper |
Times cited : (10)
|
References (17)
|