Autonomous refresh of floating body cell (FBC)

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2008, Pages

  Ohsawa, Takashi ^a   Fukuda, Ryo ^b   Higashi, Tomoki ^a   Fujita, Katsuyuki ^a   Matsuoka, Fumiyoshi ^a   Shino, Tomoaki ^a   Furuhashi, Hironobu ^a   Minami, Yoshihiro ^a   Nakajima, Hiroomi ^a   Hamamoto, Takeshi ^a   Watanabe, Yohji ^a   Nitayama, Akihiro ^a   Furuyama, Tohru ^a  

^a TOSHIBA CORPORATION   (Japan)

^b KIOXIA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

32 NM TECHNOLOGIES; CHARGE PUMPING; CHARGING CURRENTS; CURRENT INPUTS; FLOATING BODIES; FLOATING-BODY CELLS; GATE DIRECT TUNNELING; MULTIPLE CELLS; RETENTION TIME; SENSE AMPLIFIERS;

BODIES OF REVOLUTION; DATA STORAGE EQUIPMENT; ELECTRON DEVICES; MOSFET DEVICES; STATIC RANDOM ACCESS STORAGE;

IMPACT IONIZATION;

EID: 64549104147     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2008.4796819     Document Type: Conference Paper

References (8)

1. S. Okhonin, M. Nagoga, J. M. Sallese and P. Fazan, "SOI capacitor-less 1T-DRAM concept," IEEE Int. SOI Conference, pp.153-154, October 2001.
2. T. Ohsawa, K. Fujita, T. Higashi, Y. Iwata, T. Kajiyama, Y. Asao and K. Sunouchi, "Memory design using one-transistor gain cell on SOI," ISSCC Digest of Technical Papers, pp.152-153, Feb. 2002.
3. T. Hamamoto, Y. Minami, T. Shino, N. Kusunoki, H. Nakajima, M. Morikado, T. Yamada, K. Inoh, A. Sakamoto, T. Higashi, K. Fujita, K. Hatsuda, T. Ohsawa and A. Nitayama, "A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability," IEEE Trans. Electron Devices, vol.54, no.3, pp.563-571, March 2007.
4. P. Fazan, S. Okhonin and M. Nagoga, "A new block refresh concept for SOI floating body memories," IEEE Int. SOI Conference, pp.15-16, Sept. 2003.
5. J. S. Brugler and P. G. A. Jespers, "Charge pumping in MOS devices," IEEE Trans. Electron Devices, vol.ED-16, no.3, pp.297-302, March 1969.
6. K. Fujita, T. Ohsawa, R. Fukuda, F. Matsuoka, T. Higashi, T. Shino and Y. Watanabe, "Array architecture of floating body cell (FBC) with quasi- shielded open bit line scheme for sub-40nm node," IEEE Int. SOI Conference, October 2008.
7. H. Furuhashi, T. Shino, T. Ohsawa, F. Matsuoka, T. Higashi, Y. Minami, H. Nakajima, K. Fujita, R. Fukuda, T. Hamamoto and A. Nitayama, "Scaling scenario of floating body cell (FBC) suppressing Vth variation due to random dopant fluctuation," IEEE Int. SOI Conference, October 2008.
8. 2 single cell operation in multi-Gbit memories confirmed by a newly developed method for measuring signal sense margin," IEDM Tech. Dig., pp.39-42, Dec. 2007.