Flexible and executable hardware/software interface modeling for multiprocessor SoC design using systemC

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 390-395

  Gerin, Patrice ^a   Shen, Hao ^a   Chureau, Alexandre ^a   Bouchhima, Aimen ^a   Jerraya, Ahmed Amine ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRON BEAM LITHOGRAPHY; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; INTERNET PROTOCOLS; LOGIC DESIGN; MECHANIZATION; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; NETWORK ARCHITECTURE; PROGRAMMABLE LOGIC CONTROLLERS; SOFTWARE DESIGN; SYSTEMS ANALYSIS;

(ALGORITHMIC) COMPLEXITY; ABSTRACTION LEVELS; ARCHITECTURE EXPLORATION; AUTOMATIC GENERATION; CASE STUDIES; DESIGN AUTOMATION CONFERENCE (DAC); DESIGN VALIDATION (DV); EXECUTABLE MODELS; EXPERIMENTAL RESULTS; HARDWARE/SOFTWARE INTERFACES; IN ORDER; INTERFACE MODELING; MULTI PROCESSOR SOC; MULTI PROCESSOR SYSTEM ON CHIP (MP SOC); PERFORMANCE ESTIMATION; SIMULATION SPEED; SOUTH PACIFIC; SYSTEMC;

ARCHITECTURAL DESIGN;

EID: 46649092534     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.358017     Document Type: Conference Paper

References (11)

1. Smith, J., De Micheli, G., Automated Composition of Hardware Components, Proc. 35th Design Automation Conf. (DAC'98), ACM Press, San Francisco, CA, 1998.
2. Passerone, R., Rowson, J., Sangiovanni-Vincentelli, A., Automatic Synthesis of Interfaces between Incompatible Protocols, Proc. 35th Design Automation Conf. (DAC 98), ACM Press, San Francisco, CA, 1998.
3. Wang, W., Malik, S., and Bergamaschi, R.A., Modeling and Integration of Peripheral Devices in Embedded Systems, Design, Automation and Test in Europe Conference and Exhibition (DATE'03), Munich, Germany, 2003.
4. Vercauteren, S., Lin, B., De Man,.H., Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications, Proc. 33rd Design Automation Conf. (DAC'96), ACM Press, Las Vegas, NV, 1996.
5. Balarin F., Watanabe Y., Hsieh H., et al., Metropolis: An Integrated Electronic System Design Environment, IEEE Computer, April 2003.
6. Cesário, W., Baghdadi, A., Gauthier, L., et al., Component-Based Design Approach for Multicore SoCs. . Proc. 39th Design Automation Conference (DAC'02), ACM Press, New Orleans, LA, 2002.
7. Brunel, J-Y., Kruijtzer, W M., Kenter, H. J. H. N., et al. COSY Communication IP's, Proc. 37th Design Automation Conf. (DAC'00), ACM Press, New York, NY, 2000.
8. Zitterbart, M., Stiller, B., Tantawy, A.N., A Model for Flexible High-Performance Communication Subsystems, Selected Areas in Communications, IEEE Journal on, vol. 11, no. 4, May 1993
9. A. Bouchhima, I. Bacivarov, W. Youssef, M. Bonacciu, A. A. Jerraya, "Using Abstract CPU Subsystem Simulation Model for High Level HW/SW Architecture Exploration", ASP-DAC 2005 proceedings, 18-21 January 2005, Shanghai, China, 2005.
10. SystemC, http://www.systemc.org.
11. Adam Rose and Stuart Swan and John Pierce and Jean-Michel Fernandez and Cadence Design Systems, «Transaction Level Modeling in SystemC», Mentor Graphics; Cadence Design Systems.