Negative Exponential Distribution traffic pattern for power/performance analysis of Network on chips

Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems

Volumn , Issue , 2009, Pages 157-162

  Rahmani, Amir Mohammad ^a   Kamali, Iman ^a   Lotfi Kamran, Pejman ^a   Afzali Kusha, Ali ^a   Safari, Saeed ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

NEGATIVE EXPONENTIAL DISTRIBUTIONS; NETWORK-ON-CHIPS; RUNNING APPLICATIONS; STATISTICAL BEHAVIORS; TRAFFIC MODELS; TRAFFIC PATTERNS; TRAFFIC PROFILES;

INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS;

EMBEDDED SYSTEMS;

EID: 62949245947     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI.Design.2009.86     Document Type: Conference Paper

References (17)

1. L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, pp. 70-78, January, 2002.
2. A. Jantsch and H. Tenhunen (Eds.), Networks on Chip, Kluwer, 2003.
3. T. Bjerregaard AND S. Mahadevan, "A Survey of Research and Practices of Network-on-Chip," ACM Computing Surveys, Vol. 38, No. 1, 2006.
4. M. L. Fulgham and L. Snyder, "Performance of Chaos and Oblivious Routers under Non-Uniform Traffic," Technical Report UW-CSE-93-06-01, Univ. of Washington, July 1993.
5. K. Lahiri et al. Evaluation of the traffic-performance characteristics of system-on-chip communication architectures. In Proc. of the 14th International Conference on VLSI Design, pp. 29-35, Oct. 2000.
6. W. J. Dally and B. P. Towles. Principles and practices of interconnection networks. Morgan Kaufmann Publishers, ISBN: 0122007514, San Francisco, CA, 2004.
7. G. V. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video applications," IEEE Transactions of Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 1, Jan. 2004.
8. D. Wu, B. M. Al-Hashimi, M. T. Schmitz, "Improving Routing Efficiency for Network-on-Chip through Contention-Aware Input Selection," in Proc. of Asia and South Pacific Conference on Design Automation (ASPDAC), Jan. 2006, pp. 36-41.
9. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The Splash-2 Programs: Characterization and Methodological Considerations," In Proc. of ISCA-22, June 1995.
10. C. Lee et al. Mediabench: a tool for evaluating and synthesizing multimedia and communications systems. In Proc. of the 30th International Symposium on Microarchitecture (MICRO-30), pp. 330-335, Nov. 1997.
11. The Standard Performance Evaluation Corporation. Available [online]:http://www.spec.org/.
12. M. Nickray, M. Dehyadgari, and A. Afzali-Kusha, "Power and Delay Optimization for Network on Chip," In Proc. of European Conference on Circuit Theory and Design (ECCTD'05), pp. III-277-III-281, 2005.
13. A. Mehran, A. Khademzadeh, A. Afzali-Kusha, and B. Shirpour, "A Heuristic Energy Aware Application Mapping Algorithm for Network on Chip," In Proc. of IP Based SoC Design Conference & Exhibition, Grenoble, France, pp. 289-294, Dec. 6-7, 2006.
14. S. Murali and G. D. Micheli, "Bandwidth-Constrained Mapping of Cores onto NoC Architectures," In Proc. of DATE'04, pp. 896-901, Feb. 2004.
15. Robert V. Hogg, Allen Craig, Joseph W. McKean, "Introduction to Mathematical Statistics," Prentice Hall, 2005.
16. Sh.Vakili, S. M. Fakhraie and S. Mohammadi, "Adaptcell: a NoC-based multiprocessor system with run-time task decomposition and scheduling capability," will be appear in IET Computers & Digital Techniques, 2009.
17. L. M. Ni, and P. K. McKinley, "A survey of wormhole routing techniques in direct networks," In IEEE computer, pp. 62-76, 1993.