메뉴 건너뛰기




Volumn 56, Issue 3, 2009, Pages 393-398

A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs

Author keywords

Column parallel ADC; Single slope (SS) ADC; Two step ADC

Indexed keywords

DIGITAL CAMERAS; DIGITAL IMAGE STORAGE; ERROR CORRECTION; IMAGE SENSORS; PIXELS;

EID: 62749178567     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2008.2011846     Document Type: Article
Times cited : (103)

References (14)
  • 1
    • 39549091849 scopus 로고    scopus 로고
    • CMOS image sensor with integrated 4 Gb/s camera link transmitter
    • San Francisco, CA, Feb
    • A. Krymski and K. Tajima, "CMOS image sensor with integrated 4 Gb/s camera link transmitter," in Proc. IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2006, pp. 504-505.
    • (2006) Proc. IEEE ISSCC Dig. Tech. Papers , pp. 504-505
    • Krymski, A.1    Tajima, K.2
  • 4
    • 33947723468 scopus 로고    scopus 로고
    • A high-speed, high-sensitivity digital CMOS image sensor with a global shutter and 12-bit column-parallel cyclic A/D converters
    • Apr
    • M. Furuta, Y. Nishikawa, T. Inoue, and S. Kawahito, "A high-speed, high-sensitivity digital CMOS image sensor with a global shutter and 12-bit column-parallel cyclic A/D converters," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 766-774, Apr. 2007.
    • (2007) IEEE J. Solid-State Circuits , vol.42 , Issue.4 , pp. 766-774
    • Furuta, M.1    Nishikawa, Y.2    Inoue, T.3    Kawahito, S.4
  • 6
    • 33745126305 scopus 로고    scopus 로고
    • Ramp slope built-in-self-calibration scheme for single-slope column analog-to-digital converter complementary metal-oxide-semiconductor image sensor
    • Feb
    • S. Ham, W. Jung, D. Lee, Y. Lee, and G. Han, "Ramp slope built-in-self-calibration scheme for single-slope column analog-to-digital converter complementary metal-oxide-semiconductor image sensor," Jpn. J. Appl. Phys., vol. 45, no. 7, pp. L201-L203, Feb. 2006.
    • (2006) Jpn. J. Appl. Phys , vol.45 , Issue.7
    • Ham, S.1    Jung, W.2    Lee, D.3    Lee, Y.4    Han, G.5
  • 10
    • 34047110171 scopus 로고    scopus 로고
    • A new simultaneous multislope ADC architecture for array implementations
    • Sep
    • L. Lindgren, "A new simultaneous multislope ADC architecture for array implementations," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 921-925, Sep. 2006.
    • (2006) IEEE Trans. Circuits Syst. II, Exp. Briefs , vol.53 , Issue.9 , pp. 921-925
    • Lindgren, L.1
  • 11
    • 62749092382 scopus 로고    scopus 로고
    • Double-ramp ADC for CMOS sensors, U.S. Patent 6 670 904, Dec. 30, 2003
    • "Double-ramp ADC for CMOS sensors," U.S. Patent 6 670 904, Dec. 30, 2003.
  • 12
    • 62749150689 scopus 로고    scopus 로고
    • A 10 b column-wise two-stage single-slope ADC for high-speed CMOS image sensor
    • Ogunquit, ME, Jun
    • J. Lee, S. Lim, and G. Han, "A 10 b column-wise two-stage single-slope ADC for high-speed CMOS image sensor," in Proc. IEEE Int. Image Sensor Workshop, Ogunquit, ME, Jun. 2007, pp. 196-199.
    • (2007) Proc. IEEE Int. Image Sensor Workshop , pp. 196-199
    • Lee, J.1    Lim, S.2    Han, G.3
  • 14
    • 62749160648 scopus 로고    scopus 로고
    • A new correlated double sampling and single slope ADC circuit for CMOS image sensors
    • Seoul, Korea, Oct
    • S. Lim, J. Cheon, S. Ham, and G. Han, "A new correlated double sampling and single slope ADC circuit for CMOS image sensors," in Proc. Int. SoC Des. Conf., Seoul, Korea, Oct. 2004, pp. 129-131.
    • (2004) Proc. Int. SoC Des. Conf , pp. 129-131
    • Lim, S.1    Cheon, J.2    Ham, S.3    Han, G.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.