Multiple-ramp column-parallel ADC architectures for CMOS image sensors

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 12, 2007, Pages 2968-2977

  Snoeij, Martijn F ^a   Theuwissen, Albert J P ^b   Makinwa, Kofi A A ^a   Huijsing, Johan H ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b Harvest Imaging   (Belgium)

Author keywords

A D conversion; CMOS image sensors; Column level ADC; Multiple ramp single slope (MRSS) ADC; Photon shot noise; Single slope ADC

Indexed keywords

A/D CONVERSION; CMOS IMAGE SENSOR; COLUMN-LEVEL ADC; MULTIPLE-RAMP SINGLE-SLOPE (MRSS) ADC; SINGLE-SLOPE ADC;

ANALOG CIRCUITS; ARCHITECTURE; CMOS INTEGRATED CIRCUITS; DIGITAL CAMERAS; IMAGE SENSORS; PHOTONS; SHOT NOISE;

ANALOG TO DIGITAL CONVERSION;

EID: 54249157406     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.908720     Document Type: Conference Paper

References (15)

1. I. Takayanagi et al., "A 1 1/4 inch 8.3M pixel digital output CMOS APS for UDTV application," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 216-217.
2. K.-B. Cho et al., "A 1/2.5 inch 8.1 Mpixel CMOS image sensor for digital cameras," in IEEE ISSCC Dig. Tech. Papers, 2007, vol. L, pp. 508-509.
3. Z. Zhou, B. Pain, and E. R. Fossum, "CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter," IEEE Trans. Electron Devices, vol. 44, no. 10, pp. 1759-1763, Oct. 1997.
4. S. Decker, R. D. McGrath, K. Brehmer, and C. G. Sodini, "A 256x 256 CMOS imaging array with wide dynamic range pixels and column- parallel digital output," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2081-2091, Dec. 1998.
5. W. Yang, O.-B. Kwon, J.-I. Lee, G.-T. Hwang, and S.-J. Lee, "An integrated 800 × 600 CMOS imaging system," in IEEE ISSCC Dig. Tech. Papers, 1999, pp. 304-305.
6. T. Sugiki et al., "A 60 mW 10b CMOS image sensor with column-to-column FPN reduction," in IEEE ISSCC Dig. Tech. Papers, 2000, pp. 108-109.
7. K. Findlater et al., "SXGA pinned photodiode CMOS image sensor in 0.35 m technology," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 218-219.
8. Y. Nitta et al., "High-speed digital double sampling with analog CDS on column parallel ADC architecture for low-noise active pixel sensor," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 500-501.
9. L. Lindgren, "A new simultaneous multislope ADC for array implementations," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 921-925, Sep. 2006.
10. M. F. Snoeij, P. Donegan, A. J. P. Theuwissen, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS image sensor with a column-level multiple- ramp single-slope ADC," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 506-507.
11. O.-B. Kwon et al., "A novel double slope analog-to-digital converter for a high-quality 640 480 CMOS imaging system," in Proc. IEEE Int. Conf. VLSI and CAD, Oct. 1999, pp. 335-338.
12. P. Holloway, "A trimless 16b digital potentiometer," in IEEE ISSCC Dig. Tech. Papers, 1984, pp. 66-67.
13. B. Smith, "Instantaneous companding of quantized signals," Bell Syst. Tech. J., vol. 36, pp. 653-709, May 1957.
14. C. L. L. Dammann, D. McDaniel, and C. L. Maddox, "D2 channel bank-multiplexing and coding," Bell Syst. Tech. J., vol. 51, pp. 1675-1700, Oct. 1972.
15. T. Otaka et al., "12-bit column-parallel ADC with accelerated ramp," in Proc. IEEE Workshop CCDs Adv. Image Sensors, Karuizawa, Japan, Jun. 2005, pp. 173-176.