Efficient reconfigurable on-chip buses for fpgas

Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'08

Volumn , Issue , 2008, Pages 287-290

  Koch, Dirk ^a   Haubelt, Christian ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

AREA OVERHEADS; HARDWARE MODULES; MODULE PLACEMENTS; ON-CHIP BUS; PARTIAL RECONFIGURATIONS; RE-CONFIGURABLE; TEST SYSTEMS; TRANSFER RATES;

BUSES;

EID: 60349093213     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2008.33     Document Type: Conference Paper

References (8)

1. C. Bieser and K.-D. Mueller-Glaser. Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAs. In 17th IEEE Int. Workshop on Rapid System Prototyping, pages 193-199, Los Alamitos, CA, USA, 2006.
2. J. Hagemeyer, B. Kettelhoit, M. Koester, and M. Porrmann. Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'07), Las Vegas, USA, June 2007.
3. J. Hagemeyer, B. Kettelhoit, and M. Porrmann. Dedicated Module Access in Dynamically Reconfigurable Systems. In Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS), Rhodes Island, Greece, 2006.
4. H. Kalte, M. Porrmann, and U. R̈uckert. System-on-Programmable-Chip Approach Enabling Online Fine-Grained 1D-Placement. In 11th Reconfigurable Architectures Workshop (RAW 2004), page 141, New Mexico, USA, 2004.
5. S. Koh and O. Diessel. COMMA: A Communications Methodology for Dynamic Module Reconfiguration in FPGAs. In 14th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2006), pages 273-274, Los Alamitos, CA, USA, 2006.
6. Y. E. Krasteva, A. B. Jimeno, E. de la Torre, and T. Riesgo. Straight Method for Reallocation of Complex Cores by Dynamic Reconfiguration in Virtex II FPGAs. In Proc. of the 16th IEEE Int. Workshop on Rapid System Prototyping (RSP'05), pages 77-83, Washington, DC, USA, 2005.
7. J. C. Palma, A. V. de Mello, L. M̈oller, F. Moraes, and N. Calazans. Core Communication Interface for FPGAs. In SBCCI'02: Proc. of the 15th Symp. on Integrated Circuits and Systems Design, page 183, Washington, DC, USA, 2002.
8. H. Walder and M. Platzner. A Runtime Environment for Reconfigurable Operating Systems. In Proc. of the 14th Int. Conf. on Field Programmable Logic and Application (FPL'04), pages 831-835, 2004.