-
1
-
-
59649102436
-
-
JPEG2000 Image Coding System, ISO/IEC Int. Standard 15444-1, 2004.
-
JPEG2000 Image Coding System, ISO/IEC Int. Standard 15444-1, 2004.
-
-
-
-
2
-
-
0034445183
-
Embedded block coding in JPEG2000
-
Sep
-
D. Taubman, E. Ordentlich, M. Weinberger, G. I. U. Seroussi, and F. Ono. "Embedded block coding in JPEG2000," in Proc. Int. Conf. Image Proc. (ICIP 02), Sep. 2000, vol. 2, pp. 33-36.
-
(2000)
Proc. Int. Conf. Image Proc. (ICIP 02)
, vol.2
, pp. 33-36
-
-
Taubman, D.1
Ordentlich, E.2
Weinberger, M.3
Seroussi, G.I.U.4
Ono, F.5
-
4
-
-
59649095001
-
-
Nios II Processor Altera Corporation, Online, Available
-
Nios II Processor Altera Corporation, 2008 [Online], Available: http://www.altera.com/products/ip/processors/nios2/ni2-index.html
-
(2008)
-
-
-
5
-
-
0035018998
-
Analysis and architecture design of EBCOT for JPEG-2000
-
May
-
K.-F. Chen, C.-J. Lian, H.-H. Chen, and L.-G. Chen, "Analysis and architecture design of EBCOT for JPEG-2000." in Proc. ISCAS, May 2001, vol. 2, pp. 765-768.
-
(2001)
Proc. ISCAS
, vol.2
, pp. 765-768
-
-
Chen, K.-F.1
Lian, C.-J.2
Chen, H.-H.3
Chen, L.-G.4
-
6
-
-
0037359942
-
Analysis and architecture design of block-coding engine for EBCOT in JPEG2000
-
Mar
-
C.-J. Lian, K.-F. Chen, H.-H. Chen, and L.-G. Chen, "Analysis and architecture design of block-coding engine for EBCOT in JPEG2000," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 3, pp. 219-230, Mar. 2003.
-
(2003)
IEEE Trans. Circuits Syst. Video Technol
, vol.13
, Issue.3
, pp. 219-230
-
-
Lian, C.-J.1
Chen, K.-F.2
Chen, H.-H.3
Chen, L.-G.4
-
7
-
-
11144251696
-
High speed VLSI architecture for bit-plane encoder of JPEG2000
-
Aug
-
A. K. Gupta, D. Taubman, and S. Nooshabadi. "High speed VLSI architecture for bit-plane encoder of JPEG2000," in Proc. MWSCAS. Aug. 2004. vol. 2, pp. II233-II236.
-
(2004)
Proc. MWSCAS
, vol.2
-
-
Gupta, A.K.1
Taubman, D.2
Nooshabadi, S.3
-
8
-
-
26044480919
-
Concurrent symbol processing capable VLSI architecture for bit-plane coder of JPEG2000
-
A. K. Gupta, S. Nooshabadi. and D. Taubman, "Concurrent symbol processing capable VLSI architecture for bit-plane coder of JPEG2000," IEICE Trans. Inf. Syst., vol. E88-D, pp. 1878-1884, 2005.
-
(2005)
IEICE Trans. Inf. Syst
, vol.E88-D
, pp. 1878-1884
-
-
Gupta, A.K.1
Nooshabadi, S.2
Taubman, D.3
-
9
-
-
34547299863
-
Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder
-
May
-
A. K. Gupta, S. Nooshabadi, and D. Taubman, "Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder," in Proc. IEEE ISCAS'05, May 2005, vol. 5, pp. 4361-4364.
-
(2005)
Proc. IEEE ISCAS'05
, vol.5
, pp. 4361-4364
-
-
Gupta, A.K.1
Nooshabadi, S.2
Taubman, D.3
-
10
-
-
33746912734
-
Realizing low-cost high-throughput general purpose block encoder for JPEG2000
-
Jul
-
A. K. Gupta, S. Nooshabadi, D. Taubman, and M. Dyer, "Realizing low-cost high-throughput general purpose block encoder for JPEG2000," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 7, pp. 843-858, Jul. 2005.
-
(2005)
IEEE Trans. Circuits Syst. Video Technol
, vol.16
, Issue.7
, pp. 843-858
-
-
Gupta, A.K.1
Nooshabadi, S.2
Taubman, D.3
Dyer, M.4
-
11
-
-
0036287001
-
Efficient pass-parallel architecture for EBCOT in JPEG2000
-
May
-
J. Chiang, Y. Lin, and C. Hsieh, "Efficient pass-parallel architecture for EBCOT in JPEG2000," in Proc. IEEE ISCAS, May 2002, vol. 2, pp. 773-776.
-
(2002)
Proc. IEEE ISCAS
, vol.2
, pp. 773-776
-
-
Chiang, J.1
Lin, Y.2
Hsieh, C.3
-
12
-
-
27644533964
-
Parallel embedded block coding architecture for JPEG 2000
-
Sep
-
H.-C, Fang, Y.-W. Chang, T.-C. Wang, C,-J. Lian, and L.-G. Chen, "Parallel embedded block coding architecture for JPEG 2000," IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 9. pp. 1086-1097, Sep. 2005.
-
(2005)
IEEE Trans. Circuits Syst. Video Technol
, vol.15
, Issue.9
, pp. 1086-1097
-
-
Fang, H.-C.1
Chang, Y.-W.2
Wang, T.-C.3
Lian, C.-J.4
Chen, L.-G.5
-
13
-
-
0037745763
-
Design framework for JPEG2000 encoding system architecture
-
May
-
Y. Hayashi, H. Tsutsui, T. Masuzaki, T. Izumi, T. Onoye, and Y. Nakamura, "Design framework for JPEG2000 encoding system architecture," in Proc. ISCAS, May 2003, vol. 2, pp. 740-743.
-
(2003)
Proc. ISCAS
, vol.2
, pp. 740-743
-
-
Hayashi, Y.1
Tsutsui, H.2
Masuzaki, T.3
Izumi, T.4
Onoye, T.5
Nakamura, Y.6
-
14
-
-
59649122168
-
A high throughput low cost context-based adaptive arithmetic codec for multiple standards
-
Sep
-
K.-K. Ong, W.-H. Chang, Y.-C. Tsenf, Y.-S. Lee, and C.-Y. Lee, "A high throughput low cost context-based adaptive arithmetic codec for multiple standards," in Proc. ICIP, Sep. 2002, pp. 1-872.
-
(2002)
Proc. ICIP
, pp. 1-872
-
-
Ong, K.-K.1
Chang, W.-H.2
Tsenf, Y.-C.3
Lee, Y.-S.4
Lee, C.-Y.5
-
15
-
-
33747049304
-
Concurrency techniques for arithmetic coding in JPEG2000
-
Jun
-
M. Dyer, D. Taubman, S. Nooshabadi, and A. K. Gupta, "Concurrency techniques for arithmetic coding in JPEG2000," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 6, pp. 1203-1213, Jun. 2006.
-
(2006)
IEEE Trans. Circuits Syst. I, Reg. Papers
, vol.53
, Issue.6
, pp. 1203-1213
-
-
Dyer, M.1
Taubman, D.2
Nooshabadi, S.3
Gupta, A.K.4
-
16
-
-
10444260411
-
High performance two-symbol arithmetic encoder in JPEG 2000
-
Y.-W. Chang, H.-C. Fang, and L.-G. Chen, "High performance two-symbol arithmetic encoder in JPEG 2000," in Proc. Int. Symp. Consum. Electron., 2004, pp. 101-104.
-
(2004)
Proc. Int. Symp. Consum. Electron
, pp. 101-104
-
-
Chang, Y.-W.1
Fang, H.-C.2
Chen, L.-G.3
-
17
-
-
34748879067
-
Case study: Hardware acceleration of the JPEG2000 kakadu library
-
Aug
-
M. Dyer, A. K. Gupta, N. Galin, and S. Nooshabadi, "Case study: Hardware acceleration of the JPEG2000 kakadu library," in Proc. MWSCAS, Aug. 2006, pp. 333-336.
-
(2006)
Proc. MWSCAS
, pp. 333-336
-
-
Dyer, M.1
Gupta, A.K.2
Galin, N.3
Nooshabadi, S.4
-
18
-
-
59649083925
-
-
UClinux-Embedded Linux Microcontroller Project , Online, Available
-
UClinux-Embedded Linux Microcontroller Project (2006). [Online]. Available: http://www.uclinux.org
-
(2006)
-
-
-
19
-
-
59649108536
-
-
San Jose. CA [Online, Available
-
Avalon Switch Fabric, Altera Corp., San Jose. CA [Online]. Available: http://www.altera.com/literature/hb/qts/qts-qii54003.pdf
-
Avalon Switch Fabric, Altera Corp
-
-
-
20
-
-
0036611404
-
Image compression using wavelets and JPEG2000: A tutorial
-
S. Lawson and J. Zhu, "Image compression using wavelets and JPEG2000: A tutorial." Electron. Commun. Eng. J., vol. 14, no. 3, pp. 112-121, 2002.
-
(2002)
Electron. Commun. Eng. J
, vol.14
, Issue.3
, pp. 112-121
-
-
Lawson, S.1
Zhu, J.2
-
21
-
-
24344509455
-
An efficient VLSI implementation for forward and inverse wavelet transform for JPEG2000
-
G. Dimitroulakos, N. Zervas, N. Sklavos, and C. Goutis, "An efficient VLSI implementation for forward and inverse wavelet transform for JPEG2000," in Proc. 14th Int. Conf. DSP, 2002, pp. 233-236.
-
(2002)
Proc. 14th Int. Conf. DSP
, pp. 233-236
-
-
Dimitroulakos, G.1
Zervas, N.2
Sklavos, N.3
Goutis, C.4
-
23
-
-
0037361475
-
A high performance JPEG2000 architecture
-
Mar
-
K. Andra, C. Chakrabarti, and T. Acharya, "A high performance JPEG2000 architecture," IEEE Trans. Circuits Syst. Video Technol. vol. 13, no. 3, pp. 209-218, Mar. 2003.
-
(2003)
IEEE Trans. Circuits Syst. Video Technol
, vol.13
, Issue.3
, pp. 209-218
-
-
Andra, K.1
Chakrabarti, C.2
Acharya, T.3
-
24
-
-
84904280619
-
-
M. Dyer, D. Taubman, and S. Nooshabadi, Memory efficient passparallel architecture for JPEG2000 encoding, presented at the ISSPA, Jul. 2003.
-
M. Dyer, D. Taubman, and S. Nooshabadi, "Memory efficient passparallel architecture for JPEG2000 encoding," presented at the ISSPA, Jul. 2003.
-
-
-
|