Low-power 16 x 10 Gb/s Bi-directional single chip CMOS optical transceivers operating at <5 mW/Gb/s/link

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 1, 2009, Pages 301-313

  Schow, Clint L ^a   Doany, Fuad E ^a   Chen, Chen ^b   Rylyakov, Alexander V ^a   Baks, Christian W ^a   Kuchta, Daniel M ^a   John, Richard A ^a   Kash, Jeffrey A ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

CMOS analog integrated circuits; Crosstalk; Driver circuits; Optical communication; Optical receivers; Optoelectronic devices; Photodetectors; Photodiodes; Semiconductor laser arrays; Semiconductor lasers

Indexed keywords

ACOUSTIC RECEIVERS; ANALOG CIRCUITS; AUTOMOBILE DRIVERS; CHIP SCALE PACKAGES; CMOS INTEGRATED CIRCUITS; CROSSTALK; ELECTRIC CONDUCTIVITY; ELECTRONIC EQUIPMENT MANUFACTURE; ELECTROOPTICAL DEVICES; HETEROJUNCTION BIPOLAR TRANSISTORS; HETEROJUNCTIONS; INTEGRATED CIRCUITS; LASERS; LINEAR INTEGRATED CIRCUITS; NETWORKS (CIRCUITS); OPTICAL INSTRUMENTS; OPTICAL RECEIVERS; OPTOELECTRONIC DEVICES; PHOTODETECTORS; PHOTODIODES; PHOTONICS; PRINTED CIRCUIT BOARDS; PRINTED CIRCUIT MANUFACTURE; SEMICONDUCTOR DEVICES; SEMICONDUCTOR LASERS; SEMICONDUCTOR MATERIALS; TRANSCEIVERS;

CMOS AMPLIFIERS; CMOS ANALOG INTEGRATED CIRCUITS; DATA RATES; DESIGN SPACES; DRIVER CIRCUITS; LOW POWERS; OPTICAL DATUMS; OPTICAL INTERFACES; OPTICAL TRANSCEIVERS; OPTOCHIPS; PARALLEL OPTICAL TRANSCEIVERS; RECEIVER CHANNELS; SEMICONDUCTOR LASER ARRAYS; SINGLE CHIPS; VCSEL ARRAYS;

OPTICAL COMMUNICATION;

EID: 58149234979     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2007439     Document Type: Conference Paper

References (28)

1. A. Benner, M. Ignatowski, J. Kash, D. Kuchta, and M. Ritter, "Exploitation of optical interconnects in future server architectures," IBM J. Res. Dev., vol. 49, pp. 755-775, 2005.
2. T. Kushta, K. Narita, T. Kaneko, T. Saeki, and H. Tohya, "Resonance stub effect in a transition from a through via hole to a stripline in multilayer PCBs," IEEE Microw. Wireless Comport. Lett., vol. 13, no. 5, pp. 169-171, May 2003.
3. L. Schares et al., "Terabus: Tb/s-class card-level optical interconnect technologies," IEEE J. Sel. Topics Quantum Electron., Special Issue on Optoelectronic Packaging, vol. 12, no. 5, pp. 1032-1044, Sept./Oct. 2006.
4. SNAP12 Multi Source Agreement Group, SNAP12 12 Channel Pluggable Optical Module MSA Specifications, rev. 1.1. May 2002 [Online]. Available: http://www.avagotech.com, accessed on 1/08/2008
5. D. M. Kuchta, Y. H. Kwark, C. Schuster, C. Baks, C. Haymes, J. Schaub, P. Pepeljugoski, L. Shan, R. John, D. Kucharski, D. Rogers, M. Ritter, J. Jewell, L. A. Graham, K. Schrödinger, A. Schild, and H.-M. Rein, "120-Gb/s VCSEL-based parallel-optical interconnect and custom 120-Gb/s testing station," IEEE J. Lightw. Technol., vol. 22, pp. 2200-2212, Sep. 2004.
6. D. M. Kuchta, D. Kucharski, Y. H. Kwark, and R. John, "120 Gb/s VCSEL-based parallel optical links," in Proc. 8th Int. Symp. Contemporary Photonics Technology (CPT2005), Tokyo, Japan, Jan 2004, vol. 08 G-4, pp. 169-172.
7. L. A. Buckman-Windover, J. N. Simon, S. A. Rosenau, K. S. Giboney, G. M. Flower, L. W. Mirkarimi, A. Grot, B. Law, C.-K. Lin, A. Tandon, R. W. Gruhlke, H. Xia, G. Rankin, M. R. T. Tan, and D. W. Dolfi, "Parallel optical interconnects > 100 Gb/s," IEEE J. Lightw. Technol., vol. 22, pp. 2055-2063, Sep. 2004.
8. B. E. Lemoff, M. E. Ali, G. Panotopoulos, G. M. Flower, B. Madhavan, A. F. J. Levi, and D. W. Dolfi, "MAUI: Enabling fiber-to-the-processor with parallel multiwavelength optical interconnects," IEEE J. Lightw. Technol., vol. 22, pp. 2043-2054, Sep. 2004.
9. B. E. Lemoff, M. E. Ali, G. Panotopoulos, E. de Groot, G. M. Flower, G. H. Rankin, A. J. Schmit, K. D. Djordjev, M. R. T. Tan, A. Tandon, W. Gong, R. P. Telia, B. Law, and D. W. Dolfi, "500-Gbps parallel WDM optical interconnect," presented at the 55th Electron. Compon. and Technol. Conf., Orlando, FL, 2005.
10. A. Kern, A. Chandrakasan, and I. Young, "18 Gb/s optical IO: VCSEL driver and TIA in 90 nm CMOS," in Proc. 2007 IEEE Symp. VLSI Circuits, Kyoto, Japan, Jun. 2007, pp. 276-277.
11. S. Palermo, A. Emami-Neyestanak, and M. Horowitz, "A 90 nm CMOS 16 Gb/s transceiver for optical interconnects," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1235-1246, May 2008.
12. R. Dangel, U. Bapst, C. Berger, R. Beyeler, L. Dellmann, F. Horst, B. Offrein, and G.-L. Bona, "Development of a low-cost low-loss polymer waveguide technology for parallel optical interconnect applications," presented at the IEEE/LEOS Summer Topical Meeting, San Diego, CA, Jun. 2004.
13. F. E. Doany, C. L. Schow, J. A. Kash, C. Baks, R. Budd, P. Pepeljugoski, D. Kuchta, R. Dangel, F. Horst, and B. Offrein, "Terabus: A 160-Gb/s bidirectional board level optical data bus," presented at the IEEE LEOS 21th Annual Meeting, Lake Buena Vista, FL, Oct. 2007.
14. F. E. Doany, C. L. Schow, R. Budd, C. Baks, D. M. Kuchta, P. Pepeljugoski, F. Libsch, J. A. Kash, R. Dangel, F. Horst, and B. J. Offrein, "Chip-to-chip board-level optical data buses," presented at the Optical Fiber Communication Conf. (OFC 2008), San Diego, CA, Feb. 24-28, 2008, paper OThS4.
15. F. E. Doany, C. L. Schow, C. Baks, R. Budd, Y.-J. Chang, P. Pepeljugoski, L. Schares, D. Kuchta, R. John, J. A. Kash, and F. Libsch, "160-Gb/s bidirectional parallel optical transceiver module for board level interconnects using a single-chip CMOS IC," in Proc. 57th ECTC, Reno, NV, May/June 2007, pp. 1256-1261.
16. C. L. Schow, F. E. Doany, C. Baks, Y. H. Kwark, D. M. Kuchta, and J. A. Kash, "A single-chip CMOS-based parallel optical transceiver capable of 240 Gb/s bi-directional data rates," IEEE J. Lightw. Technol., 2008, to be published.
17. F. E. Doany, C. L. Schow, J. A. Kash, C. Baks, R. Budd, D. M. Kuchta, P. Pepeljugoski, F. Libsch, R. Dangel, F. Horst, and B. J. Offrein, "Waveguide-coupled parallel optical transceiver technology for Tb/sclass chip-to-chip data transmission," in Proc. SPIE Photonics West, San Jose, CA, Jan. 19-24, 2008.
18. L. F. Miller, "Controlled collapse reflow chip joining," IBM J. Res. Dev., vol. 13, no. 3, pp. 239-250, 1969.
19. C.-K. Lin, A. Tandon, K. Djordjev, S. W. Corzine, and M. R. T. Tan, "High-speed 985 nm bottom-emitting VCSEL arrays for chip-to-chip parallel optical interconnects," IEEE J. Sel. Topics Quantum Electron., vol. 13, pp. 1332-1339, Sep.-Oct. 2007.
20. C. Schow, F. Doany, C. Chen, A. Rylyakov, C. Baks, D. Kuchta, R. John, and J. Kash, "A >5 mW/Gb/s/link, 16 × 10 Gb/s bi-directional single chip CMOS optical transceiver for board level optical interconnects," presented at the IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, Feb. 2008.
21. D. Kucharski, Y. H. Kwark, D. M. Kuchta, K. T. Kornegay, M. R. T. Tan, C.-K. Lynn, and A. Tandon, "A 20 Gb/s VCSEL driver with pre-emphasis and regulated output impedance in 0.13 μmCMOS," presented at the IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, Feb. 2005.
22. E. Cherry and D. Hooper, "The design of wide-band transistor feedback amplifiers," Proc. IEE, vol. 110, pp. 375-389, Feb. 1963.
23. D. Guckenberger, C. Schuster, Y. H. Kwark, and K. Kornegay, "On-chip crosstalk mitigation for densely packed differential striplines using via fence enclosures," IEE Electron. Lett., vol. 41, no. 7, Mar. 31, 2005.
24. D. Guckenberger, J. D. Schaub, and K. T. Kornegay, "A dc-coupled low-power transimpedance amplifier architecture for Gb/s communication system applications," in Dig. RFICSymp., Jun. 2004, pp. 515-518.
25. R. Aparicio and A. Hajimiri, "Capacity limits and matching properties of integrated capacitors," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 384-393, Mar. 2002.
26. F. E. Doany, C. L. Schow, C. W. Baks, D. M. Kuchta, P. Pepeljugoski, L. Schares, R. Budd, F. Libsch, R. Dangel, F. Horst, B. J. Offrein, and J. A. Kash, "160 Gb/s bidirectional polymer waveguide board-level optical interconnects using CMOS-based transceivers," IEEE Trans. Adv. Packag., 2008, to be published.
27. C. L. Schow, F. E. Doany, C. Tsang, N. Ruiz, D. Kuchta, C. Patel, R. Horton, J. Knickerbocker, and J. Kash, "300-Gb/s, 24-channel fullduplex, 850-nm, CMOS-based optical transceivers," presented at the Optical Fiber Communication Conf. (OFC 2008), San Diego, CA, Feb. 24-28, 2008, paper OMK5.
28. F. E. Doany, C. L. Schow, C. K. Tsang, N. Ruiz, R. Horton, D. M. Kuchta, C. S. Patel, J. U. Knickerbocker, and J. A. Kash, "300-Gb/s 24-channel bidirectional Si carrier transceiver optochip for board-level interconnects," presented at the 58th Electron. Compon. and Technol. Conf., Lake Buena Vista, FL, May 27-30, 2008, paper 491.