Measurement and reduction of ISI in high-dynamic-range 1-bit signal generation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 11, 2008, Pages 3593-3606

  Gupta, Ajay K ^a,b   Venkataraman, Jagadish ^a,c   Collins, Oliver M ^a  

^a University of Notre Dame   (United States)

^b Zenith Electronics LLC   (United States)

^c MARVELL SEMICONDUCTOR INC   (United States)

Author keywords

Filter amplifier model; List decoding algorithm; Nonlinear intersymbol interference (ISI); Tone injection; modulation

Indexed keywords

DIGITAL TO ANALOG CONVERSION; MODULATION;

AMPLIFIER MODELS; EXPERIMENTAL VERIFICATION; HIGH DYNAMIC RANGE; LIST DECODING; NONLINEAR INTERACTIONS; SIGNAL GENERATION; SPURIOUS FREE DYNAMIC RANGE; SPURIOUS SIGNALS;

INTERSYMBOL INTERFERENCE;

EID: 58149145160     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.925827     Document Type: Article

References (38)

1. T. Kwan, R. Adams, and R. Libert, "A stereo multibit ΣΔ DAC with asynchronous master-clock interface," IEEE J. Solid-State Circuits vol. 31, no. 12, pp. 1881-1887, Dec. 1996.
2. R. Adams, K. Q. Guyen, and K. Sweetland, "A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1871-1878, Dec. 1998.
3. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΣΔ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
4. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 808-817, Oct. 1997.
5. J. C. Candy and A. N. Huynh, "Double interpolation for digital-to-analog conversion," IEEE Trans. Commun., vol. COM-34, no. 1, pp. 77-81, Jan. 1986.
6. L. R. Carley and J. Kenney, " A 16-bit 4'th order noise-shaping D/A converter," in Proc. IEEE Custom Integr. Circuits Conf., 1988, pp. 21.7/1-21.7/4.
7. P. J. A. Naus, E. C. Dijkmans, E. F. Stikvoort, A. J. McKnight, D. J. Holland, and W. Bradinal, "A CMOS stereo 16-bit D/A converter for digital audio," IEEE J. Solid-State Circuits, vol. SC-22, no. 3, pp. 390-395, Jun. 1987.
8. B. M. J. Kup, E. C. Dijkmans, P. J. A. Naus, and J. Sneep, "A bit-stream digital-to-analog converter with 18-b resolution," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1757-1763, Dec. 1991.
9. R. Schreier and M. Snelgrove, "Bandpass sigma-delta modulation," Electron. Lett., vol. 25, no. 23, pp. 1560-1561, Nov. 1999.
10. T. Shui, R. Schreier, and F. Hudson, "Mismatch shaping for a current-mode multibit delta-sigma DAC," IEEE J. Solid-State Circuits vol. 34, no. 3, pp. 331-338, Mar. 1999.
11. J. De Maeyer, P. Rombouts, and L. Weyten, " Addressing static and dynamic errors in unit element multibit DACs," Electron. Lett., vol. 39, no. 14, pp. 1038-1039, Jul. 2003.
12. J. J. Wikner and N. Tan, "Modeling of CMOS digital-to-analog converters for telecommunication," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 5, pp. 489-499, May 1999.
13. J. O. Coleman, "The spectral products created by nonlinear intersymbol interference in NRZ data," in Proc. Conf. Rec. 39th Asilomar Conf. Signals, Syst. Comput., Nov. 1, 2005, vol. 1, pp. 261-265.
14. I. Galton, "Noise-shaping D/A converters for ΔΣ modulation," in Proc. IEEE Int. Symp. Circuits Syst., May 1996, vol. 1, pp. 441-444.
15. B. H. Leung and S. Sutarja, "Multibit Σ - Δ A/D converter incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 1, pp. 35-51, Jan. 1992.
16. F. Chen and B. H. Leung, "A high resolution multibit sigma-delta modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 453-460, Apr. 1995.
17. R. W. Adams and T. W. Kwan, "Data-directed scrambler for multi-bit noise shaping D/A converters," U.S. 5 404 142, Apr. 4, 1995.
18. R. Schreier and B. Zhang, "Noise-shaped multibit D/A converter employing unit elements," Electron. Lett., vol. 31, no. 20, pp. 1712-1713, Sep. 1995.
19. J. Arias, P. Kiss, V. Boccuzzi, L. Quintanilla, L. Enriquez, J. Vicente, D. Bisbal, J. S. Pablo, and J. Barbolla, "Nonlinearity correction for multibit ΔΣ DACs" IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 6, pp. 1033-1041, Jun. 2005.
20. J. Chen and Y. P. Xu, "A novel noise-shaping DAC for multi-bit sigma-delta modulator," IEEE Trans. Circuits Syst. II, Exp. Briefs vol. 53, no. 5, pp. 344-348, May 2006.
21. S. Reekmans, J. D. Maeyer, P. Rombouts, and L. Weyten, "Quadrature mismatch shaping for digital-to-analog converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2529-2538, Dec. 2006.
22. J. Venkataraman and O. M. Collins, "An all-digital transmitter with a 1-bit DAC," IEEE Trans. Commun., vol. 55, no. 10, pp. 1951-1962, Oct. 2007.
23. A. Gupta and O. M. Collins, "A new interpretation and extension of ΣΔ modulation," in Proc. Int. Symp. Inf. Theory, 2001, p. 194.
24. A. Gupta and O. M. Collins, "Viterbi decoding and ΣΔ modulation," in Proc. Int. Symp. Inf. Theory, Feb. 2002, p. 292.
25. J. Venkataraman and O. M. Collins, "Continuous waveforms from a binary modulator," in Proc. Int. Symp. Inf. Theory, 2005, pp. 1009-1012.
26. A. Viterbi and J. K. Omura, "Trellis encoding of memoryless discrete-time sources with a fidelity criterion," IEEE Trans. Inf. Theory, vol. IT-20, no. 3, pp. 325-332, May 1974.
27. R. J. Dick, T. Berger, and F. Jelinek, "Tree encoding of Gaussian sources," IEEE Trans. Inf. Theory, vol. 20, no. 3, pp. 332-336, May 1974.
28. E. Ayanoglu and R. M. Gray, " The design of predictive trellis waveform coders using the generalized Lloyd algorithm," IEEE Trans. Commun. vol. COM-34, no. 11, pp. 1073-1080, Nov. 1986.
29. M. W. Marcellin, T. R. Fischer, and J. D. Gibson, "Trellis coded quantization of memoryless and Gauss-Markov sources," IEEE Trans. Acoust., Speech, Signal Process., vol. 38, no. 1, pp. 46-55, Jan. 1990.
30. M. W. Marcellin, T. R. Fischer, and J. D. Gibson, "Predictive trellis coded quantization of speech," IEEE Trans. Commun., vol. 38, no. 1, pp. 46-55, Jan. 1990.
31. P. Sriram and M. W. Marcellin, "Performance of adaptive prediction algorithms for trellis coded quantization of speech," IEEE Trans. Commun., vol. 42, no. 2-4, Pt. 3, pp. 1512-1517, Feb.-Apr. 1994.
32. R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 8, pp. 461-466, Aug. 1993.
33. J. Venkataraman, "Design of an all-digital transmitter architecture via binary sequence search and a look-up table approach to modulation" Ph.D., Univ. Notre Dame, Notre Dame, IN.
34. G. D. Forney, "The Viterbi algorithm," Proc. IEEE, vol. 61, no. 3, pp. 268-278, Mar. 1973.
35. J. B. Anderson and S. Mohan, "Sequential coding algorithms: A survey and cost analysis," IEEE Trans. Commun., vol. COM-32, no. 2, pp. 169-176. Feb. 1984.
36. S. J. Simmons, " Breadth-first trellis decoding with adaptive effort," IEEE Trans. Commun., vol. 38, no. 1, pp. 3-12, Jan. 1990.
37. A. Viterbi and J. Omura, Principles of Digital Communications and Coding. Tokyo, Japan: McGraw-Hill, 1979.
38. N. Seshadri and C. Sundberg, "List Viterbi decoding algorithms with applications," IEEE Trans. Commun., vol. 42, no. 2-4, pp. 313-323, Feb.-Apr. 1994.