A Novel Noise-Shaping DAC for Multi-Bit Sigma-Delta Modulator

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 5, 2006, Pages 344-348

  Chen, Jianzhong ^a   Xu, Yong Ping ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Digital analog conversion (DAC); mixed analog digital integrated circuits; noise; sigma delta ( ) modulation

Indexed keywords

ALGORITHMS; DELTA SIGMA MODULATION; MODULATORS; SIGNAL NOISE MEASUREMENT; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE;

DYNAMIC ELEMENT MATCHING ALGORITHMS; MULTI-BIT SIGMA-DELTA MODULATOR; NOISE-SHAPING TECHNIQUE;

DIGITAL TO ANALOG CONVERSION;

EID: 33646863878     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.869920     Document Type: Article

References (11)

1. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters—Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1996.
2. O. J. A. P. Nys and R. K. Henderson, “An analysis of dynamic element matching techniques in sigma-delta modulation,” in Proc. IEEE IS CAS'96, May 1996, pp. 231–234.
3. R. T. Baird and T. S. Fiez, “Linearity enhancement of multibit ΣΔ A/D and D/A converters using data weighted averaging,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753–762, Dec. 1995.
4. T. S. Fujimori et al., “A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 x oversampling ratio,” IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820–1828, Dec. 2000.
5. K. Vleugels, S. Rabii, and B. A. Wooley, “A 2.5-V sigma-delta modulator for broad-band communication applications,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887–1899, Dec. 2001.
6. M. R. Miller and C. S. Petrie, “A multibit sigma-delta ADC for multimode receivers,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 475–482, Mar. 2003.
7. R. E. Radke, A. Eshraghi, and T. S. Fiez, “A 14-bit current-mode ΣΔ DAC based upon rotated data weighted averaging,” IEEE J. Solid-State Circuits, vol. 35, pp. 1074–1084, Aug. 2000.
8. T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, “A wide-band CMOS sigma delta modulator with incremental data weighted averaging,” IEEE J. Solid-State Circuits, vol. 37, pp. 11–17, Jan. 2002.
9. Y.-I. Park et al., “A 16-bit, 5-MHz multi-bit sigma-delta ADC using adaptively randomized DWA,” in Proc. IEEE Custom Integrated Ciruits. Conf., Sep. 2003, pp. 7-2-1-7-2-4.
10. M. Vadipour, “Techniques for preventing tonal behavior of data weighted averaging algorithm in ΣΔ modulators,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 11, pp. 1137–1144, Nov. 2000.
11. A. A. Hamoui and K. W. Martin, “High-order multibit modulators and pseudodata-weighted-averaging in low-oversampling ΣΔ ADCs for broad-band applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 72–85, Jan. 2004.