메뉴 건너뛰기




Volumn , Issue , 2008, Pages 141-148

Wafer level packaging technology development for CMOS image sensors using through silicon vias

Author keywords

Advanced packaging; CMOS image sensors (CIS); Through silicon vias (TSV); Wafer level technologies

Indexed keywords

CHIP SCALE PACKAGES; DIGITAL CAMERAS; DIGITAL IMAGE STORAGE; ELECTRONICS PACKAGING; GLASS BONDING; IMAGE SENSORS; INTERCONNECTION NETWORKS; NONMETALS; PACKAGING; PAPER; PIXELS; SEMICONDUCTING SILICON COMPOUNDS; SENSORS; SILICON WAFERS; TECHNOLOGICAL FORECASTING; TECHNOLOGY; WAFER BONDING;

EID: 58149096521     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTC.2008.4684340     Document Type: Conference Paper
Times cited : (17)

References (7)
  • 1
    • 4544359901 scopus 로고    scopus 로고
    • SOP: What is it and why? A new Microsystems-Integration Technology Paradigm-Moore's Law for system integration of miniaturized convergent systems of the next decade -
    • may
    • Rao R. Tummala - "SOP: What is it and why? A new Microsystems-Integration Technology Paradigm-Moore's Law for system integration of miniaturized convergent systems of the next decade" - IEEE Transactions On advanced Packaging - Vol 27, No 2, may 2004 - pp 241-249
    • (2004) IEEE Transactions On advanced Packaging , vol.27 , Issue.2 , pp. 241-249
    • Tummala, R.R.1
  • 2
    • 42549152285 scopus 로고    scopus 로고
    • Innovative flip chip solution for System on Wafer concept
    • Atlanta
    • N. Sillon et Al - "Innovative flip chip solution for System on Wafer concept" - 38 workshop September 2005 - Atlanta.
    • 38 workshop September 2005
    • Sillon, N.1    et Al.2
  • 3
    • 33845563831 scopus 로고    scopus 로고
    • Through vias technology for System on wafer approach
    • november
    • D. Henry et Al - "Through vias technology for System on wafer approach" - ENCAST Workshop Zurich - 08 & 09 november 2005.
    • (2005) ENCAST Workshop Zurich - 08 & 09
    • Henry, D.1    et Al.2
  • 4
    • 10444221697 scopus 로고    scopus 로고
    • Kenji Takahashi & AI, Process Integration of 3D Chip Stack with Vertical Interconnection, ECTC 2004, p601.
    • Kenji Takahashi & AI, "Process Integration of 3D Chip Stack with Vertical Interconnection", ECTC 2004, p601.
  • 5
    • 10444271693 scopus 로고    scopus 로고
    • New wafer level packaging technology using silicon vias contacts for optical and other sensor applications, 54th
    • th ECTC, 2004, p843.
    • (2004) ECTC , pp. 843
    • Leib, J.1    Toepper, M.2
  • 6
    • 33846220333 scopus 로고    scopus 로고
    • Opto-WLP for CMOS Imaging sensors
    • November
    • Phil Garrou, "Opto-WLP for CMOS Imaging sensors", Semiconductor packaging, November 2006.
    • (2006) Semiconductor packaging
    • Garrou, P.1
  • 7
    • 51349165487 scopus 로고    scopus 로고
    • Through silicon vias technology for cmos image sensors packaging -
    • th ECTC 2008.
    • (2008) th ECTC
    • Henry, D.1    et Al.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.