![]() |
Volumn , Issue , 2008, Pages 141-148
|
Wafer level packaging technology development for CMOS image sensors using through silicon vias
|
Author keywords
Advanced packaging; CMOS image sensors (CIS); Through silicon vias (TSV); Wafer level technologies
|
Indexed keywords
CHIP SCALE PACKAGES;
DIGITAL CAMERAS;
DIGITAL IMAGE STORAGE;
ELECTRONICS PACKAGING;
GLASS BONDING;
IMAGE SENSORS;
INTERCONNECTION NETWORKS;
NONMETALS;
PACKAGING;
PAPER;
PIXELS;
SEMICONDUCTING SILICON COMPOUNDS;
SENSORS;
SILICON WAFERS;
TECHNOLOGICAL FORECASTING;
TECHNOLOGY;
WAFER BONDING;
ADVANCED PACKAGING;
CMOS IMAGE SENSORS (CIS);
DEEP ETCHINGS;
DESIGN RULES;
ELECTRICAL CHARACTERIZATIONS;
GLASS WAFERS;
LOW TEMPERATURES;
METALLIZATION;
PACKAGING TECHNOLOGIES;
SIDE WALLS;
SILICON SUBSTRATES;
THROUGH SILICON VIAS (TSV);
WAFER LEVEL TECHNOLOGIES;
ELECTRONIC EQUIPMENT MANUFACTURE;
|
EID: 58149096521
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESTC.2008.4684340 Document Type: Conference Paper |
Times cited : (17)
|
References (7)
|