|
Volumn , Issue , 2008, Pages 663-668
|
A multilayer process for fine-pitch assemblies on molded interconnect devices (MIDs)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CHIP SCALE PACKAGES;
ELECTRIC CONDUCTIVITY;
ELECTRIC CONNECTORS;
ELECTRONICS PACKAGING;
MULTILAYERS;
SEMICONDUCTING SILICON COMPOUNDS;
SEMICONDUCTOR MATERIALS;
BARE DIES;
ELECTRICAL CONNECTIONS;
HIGH DENSITIES;
HIGH POTENTIALS;
I/O COUNTS;
MECHANICAL BEHAVIORS;
MECHANICAL SUPPORTS;
METALLIZATION PROCESSES;
MOLDED INTERCONNECT DEVICES;
MULTILAYER PROCESSES;
MULTILAYER TECHNOLOGIES;
OVERALL SYSTEMS;
SEMI-CONDUCTORS;
SEMICONDUCTOR PACKAGES;
SILICON DEVICES;
SMART PACKAGES;
TECHNOLOGICAL APPLICATIONS;
THERMAL MANAGEMENTS;
ELECTRONIC EQUIPMENT MANUFACTURE;
|
EID: 58149085206
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESTC.2008.4684430 Document Type: Conference Paper |
Times cited : (5)
|
References (15)
|