A compact programmable CMOS reference with ± 40μV accuracy

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 611-614

  Srinivasan, Venkatesh ^a   Serrano, Guillermo ^a   Twiggy, Christopher M ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

REFERENCE VOLTAGES; TEMPERATURE SENSITIVITY;

ELECTRIC CHARGE; ELECTRIC NETWORK ANALYSIS; ELECTRIC POTENTIAL; TRANSISTORS;

CMOS INTEGRATED CIRCUITS;

EID: 38849135421     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320834     Document Type: Conference Paper

References (11)

1. B. S. Song and P. R. Gray, "A Precision Curvature-Compensated CMOS Bandgap Reference," IEEE Journal of Solid-State Circuits, pp. 634-643, Dec. 1983.
2. P. K. T. Mok and K. N. Leung, "Design considerations of recent advanced low-voltage low-temperature-coefficient cmos bandgap voltage reference," in IEEE Custom Integrated Circuits Conference, Apr. 2004, pp. 635-642.
3. V. Srinivasan, G. Serrano, J. Gray, and P. Hasler, "A precision CMOS amplifier using floating-gates for offset cancellation," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 739-742, 2005.
4. A. Bandyopadyay, G. Serrano, and P. Hasler, "Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades," in IEEE Journal of Solid-State Circuits, accepted.
5. K. N. Leung and P. T. Mok, "A sub-1-v 15 -ppm/°C cmos bandgap voltage reference without requiring low threshold voltage device," in IEEE Journal of Solid-State Circuits, vol. 37, no. 4, Apr. 2002, pp. 526-530.
6. I. M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," IEEE Transactions on Circuits and Systems I, vol. 48, no. 7, pp. 876-884, July 2001.
7. Y. Tsividis, Operation and Modeling of the MOS Transistor. McGraw Hill, New York, 1999.
8. GS for cmos low-dropout linear regulators," in IEEE Journal of Solid-State Circuits, vol. 38, no. 1, Jan. 2003, pp. 146-150.
9. S. L. A. Buck, C. McDonald and T. R. Viswanathan, "A cmos bandgap reference without resistors," in IEEE International Solid-State Circuits Conference, Feb. 2000.
10. B. K. Ahuja, H. Vu, C. L. Aber, and W. Owen, "A 0.5μa precision CMOS floating-gate analog reference," Proceddings of the International Solid State Circuits Conference, vol. 48, pp. 286-287, Feb. 2005.
11. H. Nozama and S. Kokyama, "A thermionic electron emission model for charge retention in SAMOS structures," Japanese Journal of Applied Physics, vol. 21, pp. L111-L112, Feb. 1992.