Indirect programming of floating-gate transistors

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 2172-2175

  Graham, David W ^a   Farquhar, Ethan ^a   Degnan, Brian ^a   Gordon, Christal ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT SOURCES; FLOATING GATE TRANSISTORS; FLOATING GATES; FLOATING-GATE PROGRAMMING; LARGE ARRAYS; PARASITICS;

TRANSISTORS;

EID: 67649224845     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465051     Document Type: Conference Paper

References (12)

1. P. Hasler, C. Diorio, B. Minch, and C. Mead, "Single transistor learning synapses," in Advances in Neural Information Processing Systems 7, G. Tesauro, D. Touretzky, and T. Leen, Eds. Cambridge, MA: MIT Press, 1995, pp. 817-824.
2. W. P. Millard, Z. Kalayjian, and A. G. Andreou, "Calibration and matching of floating gate devices," in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. IV, Geneva, Switzerland, June 2000, pp. 121-124.
3. A. J. Montalvo and J. J. Paulos, "Improved floating-gate devices using standard CMOS technology," IEEE Electron Device Letters, vol. 14, no. 8, pp. 372-374, 1993.
4. J. Killens, "Utilizing standard CMOS process floating gate devices for analog design," Master's thesis, Mississippi State University, 2001.
5. P. Smith, M. Kucic, and P. Hasler, "Accurate programming of analog floating-gate arrays," in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 5, Scottsdale, AZ, May 2002, pp. 489-492.
6. G. Serrano, P. D. Smith, H. J. Lo, R. Chawla, T. S. Hall, C. M. Twigg, and P. Hasler, "Automatic rapid programming of large arrays of floatinggate elements," in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 1, Vancouver, BC, Canada, May 2004, pp. 173-1376.
7. F. Adil, G. Serrano, and P. Hasler, "Offset removal using floating-gate circuits for mixed-signal systems," in Proceedings of the IEEE Southwest Symposium on Mixed-Signal Design, Las Vegas, NV, February 2003, pp. 190-195.
8. P. Hasler, A. G. Andreou, C. Diorio, B. A. Minch, and C. A. Mead, "Impact ionization and hot-electron injection derived consistently from boltzmann transport," VLSI Design, vol. 8, no. 1-4, pp. 455-461, 1998.
9. K. Yang and A. G. Andreou, "Subthreshold analysis of floatinggate MOSFET's," in Proceedings of the Tenth Biennial University/Government/ Industry Microelectronics Symposium, Research Triangle Park, NC, May 1993, pp. 141-144.
10. A. Low and P. Hasler, "Basics of floating-gate low-dropout voltage regulators," in Proceedings of the IEEE Midwest Symposium on Circuits and Systems, vol. 3, 2000, pp. 1048-1051.
11. E. Farquhar and P. Hasler, "A bio-physcially inspired silicon neuron," in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 1, Vancouver, BC, Canada, May 2003, pp. I-309 - I-312.
12. J. Dugger and P. Hasler, "Supervised learning in a two-input analog floating-gate node," in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 5, Vancouver, BC, Canada, May 2004, pp. 756-759.