Wideband signal synthesis using interleaved partial-order hold current-mode digital-to-analog converters

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 11, 2008, Pages 1109-1113

  Jha, Anuranjan ^a,b   Kinget, Peter R ^a  

^a Department of Earth and Environmental Sciences   (United States)

^b SILICON LABORATORIES   (United States)

Author keywords

Digital to analog converter (DAC); Sinc filter; Time interleaving; Wideband signal synthesis; Windowed integration

Indexed keywords

GROUP DELAY; SIGNAL RECONSTRUCTION;

BROAD-BAND IMAGES; FLAT GROUP DELAY; IMPLEMENTATION TECHNIQUES; SAMPLING FREQUENCIES; SINC FILTER; TIME-INTERLEAVING; WIDEBAND SIGNALS; ZERO ORDER HOLDS;

DIGITAL TO ANALOG CONVERSION;

EID: 57949110205     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.2004538     Document Type: Article

References (9)

1. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
2. M.-J. Choe, K.-H. Baek, and M. Teshome, "A 1.6-GS/s 12-bit return-to-zero GaAs RF DAC for multiple Nyquist operation," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2456-2468, Dec. 2005.
3. A. Jha, R. Gharpurey, and P. Kinget, "A 3-to-5 GHz UWB pulse radio transmitter in 90 nm CMOS," in Proc. Radio Freq. Integr. Circuits Symp., Jun. 2008, pp. 35-38.
4. V. W. Leung, L. E. Larson, and P. S. Gudem, "Digital-IF WCDMA handset transmitter IC in 0.25 μmSiGe BiCMOS," IEEE J. Solid-State Circuits vol. 39, no. 12, pp. 2215-2225, Dec. 2004.
5. L. R. Carley and T. Mukherjee, "High-speed low-power integrating CMOS sample-and-hold amplifier architecture," in Proc. IEEE Custom Integr. Circuits Conf., 1995, pp. 543-546.
6. R. Bagheri, A. Mirzaei, and S. Chehrazi, "An 800-MHz-6-GHz software-defined wireless receiver in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860-2876, Dec. 2006.
7. W. C. Black and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp. 1022-1029, Dec. 1980.
8. A. Jha, R. Gharpurey, and P. Kinget, "Quadrature-DAC based pulse generation for UWB pulse radio transceivers," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 666-669.
9. C.-K.K. Yang, V. Stojanovic, and S. Modjtahedi, "A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 1684-1692, Nov. 2001.