A 3 to 5-GHz UWB pulse radio transmitter in 90nm CMOS

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2008, Pages 35-38

  Jha, Anuranjan ^a   Gharpurey, Ranjit ^b   Kinget, Peter ^a  

^a Och Spine at New York Presbyterian Hospitals   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DIGITAL FILTERS; DIGITAL INTEGRATED CIRCUITS; DIGITAL RADIO; DIGITAL TO ANALOG CONVERSION; ELECTRONICS INDUSTRY; HYBRID COMPUTERS; INTEGRATED CIRCUITS; RADIO TRANSMITTERS; RADIO WAVES; TELECOMMUNICATION SYSTEMS; TRANSMITTERS;

DIGITAL-TO-ANALOG CONVERTERS; DUAL-CONVERSION; PULSE REPETITION RATES; RADIO FREQUENCY INTEGRATED CIRCUITS; RECONSTRUCTION FILTERING; TRANSMITTER ARCHITECTURE; UWB PULSES;

RADIO BROADCASTING;

EID: 51849164066     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561380     Document Type: Conference Paper

References (9)

1. D. Wentzloff and A. P. Chandrakasan, "Gaussian Pulse Generators for Subbanded Ultra-Wideband Transmitters," IEEE Trans. Microwave Theory & Tech., vol. 54, pp. 1647-1655, Apr. 2006.
2. T. Terada et al., "A CMOS Ultra-Wideband Impulse Radio Transceiver for 1-Mb/s Data Communications and ± 2.5-cm Range Finding." IEEE J. Solid-State Circuits, vol. 41, pp. 891-898, Apr. 2006.
3. J. Ryckaert et al., "Ultra-Wide-Band Transmitter for Low-Power Wireless Body Area Networks: Design and Evaluation." IEEE Trans. Circuits & Syst. I: Regular Papers, vol. 52, pp. 2515-2525, Dec. 2005.
4. D. D. Wentzloff and A. P. Chandrakasan. "A 47 pJ/pulse 3.1-to-5 GHz All-Digital UWB Transmitter in 90nm CMOS," in IEEE ISSCC Dig. of Tech. Papers, 2007, pp. 118-119.
5. T. Norimatsu et al., "A UWB-IR Transmitter With Digitally Controlled Pulse Generator," IEEE J. Solid-State Circuits, vol. 42, pp. 1300-1309, Jun. 2007.
6. A. Jha. R. Gharpurey, and P. Kinget, "Quadrature-DAC based Pulse Generation for UWB Pulse Radio Transceivers," in IEEE Proc. of Intl. Symp. on Circuits & Systems. 2006, pp. 666-669.
7. C.-K. K. Yang et al., "A Serial-Link Transceiver based on 8-GSamples/s A/D and D/A Converters in 0.25μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1684-1692, Nov. 2001.
8. L. R. Carley and T. Mukherjee, "High-Speed Low-Power Integrating CMOS Sample-and-Hold Amplifier Architecture," in IEEE Custom Integrated Circuits Conf., 1995, pp. 543-546.
9. E. A. M. Klumperink et al., "A CMOS Switched Transconductor Mixer," IEEE J. Solid-State Circuits, vol. 39, pp. 1231-1240, Aug. 2004.