A pulse-based ultra-wideband transmitter in 90-nm CMOS for WPANs

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 12, 2008, Pages 2820-2828

  Demirkan, Murat ^a,b   Spencer, Richard R ^a  

^a University of California Davis   (United States)

^b AGILENT TECHNOLOGIES   (United States)

Author keywords

CMOS; Finite impulse response (FIR) filter; Frequency synthesizer; Impulse radio (IR); Phase locked loop (PLL); Pulse generator; Transmitter; Ultra wideband (UWB); Wireless personal area networks (WPANs)

Indexed keywords

BINARY PHASE SHIFT KEYING; BROADBAND NETWORKS; COMMUNICATION CHANNELS (INFORMATION THEORY); FIR FILTERS; FREQUENCY RESPONSE; FREQUENCY SYNTHESIZERS; IMPULSE NOISE; IMPULSE RESPONSE; JITTER; LOCAL AREA NETWORKS; MODULATION; PERSONAL COMMUNICATION SYSTEMS; PHASE LOCKED LOOPS; PULSE CIRCUITS; PULSE MODULATION; PULSE POSITION MODULATION; RADIO; RADIO BROADCASTING; SIGNAL GENERATORS; SPURIOUS SIGNAL NOISE; TELECOMMUNICATION NETWORKS; TELECOMMUNICATION SYSTEMS; TRANSMITTERS; WIRELESS LOCAL AREA NETWORKS (WLAN); WIRELESS NETWORKS; WIRELESS TELECOMMUNICATION SYSTEMS;

CMOS; FINITE-IMPULSE RESPONSE (FIR) FILTER; IMPULSE RADIO (IR); PHASE-LOCKED LOOP (PLL); ULTRA-WIDEBAND (UWB); WIRELESS PERSONAL AREA NETWORKS (WPANS);

PULSE GENERATORS;

EID: 57849154559     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2005703     Document Type: Conference Paper

References (33)

1. S. Iida, K. Tanaka, H. Suzuki, N. Yoshikawa, N. Shoji, B. Griffiths, D. Mellor, F. Hayden, I. Butler, and J. Chatwin, "A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs", in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, vol. 1, pp. 214-594.
2. J. I. Jamp, J. Deng, and L. E. Larson, "A 10 GS/s 5-bit ultra-low power DAC for spectral encoded ultra-wideband transmitters", in Pwc. IEEE Radio Frequency Integr. Circuits Symp., Jun. 2007, pp. 31-34.
3. Y. Zheng, Y. Tong, C. W. Ang, Y.-P. Xu, W. G. Yeoh, F. Lin, and R. Singh, "A CMOS carrier-less UWB transceiver for WPAN applications", in IEEE ISSCC Dig. Tech. Papers, Feb. 2006. pp. 378-387.
4. Y. Zheng, K.-W. Wong, M. A. Asaru, D. Shen, W. H. Zhao, Y. J. The, P. Andrew, F. Lin, W. G. Yeoh, and R. Singh, "A 0.18 μm CMOS dual-band UWB transceiver", in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 114-590.
5. Y. Zhu, J. D. Zuegel, J. R. Marciante, and H. Wu, "A 10 GS/s distributed waveform generator for sub-nanosecond pulse generation and modulation in 0.18 μm standard digital CMOS", in Proc. IEEE Radio Frequency Integr. Circuits Symp., Jun. 2007, pp. 35-38.
6. F. S. Lee and A. P. Chandrakasan, "A 2.5 nJ/bit 0.65 V pulsed UWB receiver in 90 nm CMOS", IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2851-2859, Dec. 2007.
7. T. Norimatsu, R. Fujiwara, M. Kokubo, M. Miyazaki, A. Maeki, Y. Ogata, S. Kobayashi, N. Koshizuka, and K. Sakamura, "A UWB-IR transmitter with digitally controlled pulse generator", IEEE J. Solid-State Circuits, vol. 42. no. 6, pp. 1300-1309, Jun. 2007.
8. J. Ryckaert, G. V. der Plas, V. D. Heyn, C. Desset, G. Vanwijnsberghe, B. V. Poucke, and J. Craninckx, "A 0.65-to-1.4 nJ/burst 3-to-10 GHz UWB digital TX in 90 nm CMOS for IEEE802.15.4a", in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 120-121.
9. J. Ryckaert, C. Desset, A. Fort, M. Badaroglu, V. De Heyn, P. Wambacq, G. V. der Plas, S. Donnay, B. Van Poucke, and B. Gyselinckx, "Ultra-wide-band transmitter for low-power wireless body area networks: Design and evaluation", IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 52, no. 12, pp. 2515-2525, Dec. 2005.
10. T. Terada, S. Yoshizumi, M. Muqsith, Y. Sanada, and T. Kuroda, "A CMOS ultra-wideband impulse radio transceiver for 1-Mb/s data communications and ±2.5-cm range finding", IEEE J. Solid-State Circuits. vol. 41, no. 4, pp. 891-898, Apr. 2006.
11. D. D. Wentzloff and A. P. Chandrakasan, "A 47 pJ/pulse 3. 1-to-5 GHz all-digital UWB transmitter in 90 nm CMOS", in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 118-119.
12. Y. Zheng, M. A. Arasu, K.-W. Wong, Y. J. The, A. P. H. Suan, D. D. Tran, W. G. Yeoh, and D.-L. Kwong, "A 0.18 μm CMOS 802.15.4a UWB transceiver for communication and localization", in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 118-119.
13. B. Razavi, T. Aytur, C. Lam, F.-R. Yang, K.-Y. Li, R.-H. Yan, H.-C. Kang, C.-C. Hsu, and C.-C. Lee, "A UWB CMOS transceiver", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2555-2562, Dec. 2005.
14. C. Sandner, S. Derksen, D. Draxelmayr, S. Ek, V. Filimon, G. Leach, S. Marsili, D. Matveev, K. L. R. Mertens, F. Michl, H. Paule, M. Punzenberger, C. Reindl, R. Salerno, M. Tiebout, A. Wiesbauer, I. Winter, and Z. Zhang, "A WiMedia/MBOA-compliant CMOS RF transceiver for UWB", IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2787-2794, Dec. 2006.
15. D. Werther, M. Cavin, A. Schneider, R. Renninger, B. Liang, L. Bu, Y. Jin, and J. Marcincavage, "A fully integrated 14-band 3.1-to-10.6 GHz 0.13 μm SiGe BiCMOS UWB RF transceiver", in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 122-123.
16. P. Runkle, J. McCorkle, T. Miller, and M. Wellborn, "DS-CDMA: The modulation technology of choice for UWB communications", in Pwc. IEEE Conf. Ultra Wideband Syst. Technol., Nov. 2003, pp. 364-368.
17. M. Demirkan and R. R. Spencer, "A low-sensitivity on-chip impulse radio pulse generation method", in Proc. IEEE 38th Asilomar Conf. Signals, Syst. Comput., Nov. 2004, pp. 1020-1024.
18. H. Kim, D. Park, and Y. Joo, "All-digital low-power CMOS pulse generatorfor UWB system", Electron. Lett., vol. 40, pp. 1534-1535, Nov. 2004.
19. M. Demirkan and R. R. Spencer, "A 1.8 Gpulses/s UWB Transmitter in 90 nm CMOS", in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 116-117.
20. Federal Communications Commision, "First report and order, revision of part 15 of the commision's rules regarding ultra-wideband transmission systems", ET Docket 98-153, Feb. 2002. [Online], Available: http://www.fcc.gov/oet/dockets/et98-153
21. M. Demirkan and R. R. Spencer, "Antenna characterization method for front-end design of pulse-based ultrawideband transceivers", IEEE Trans. Ant. Propag., vol. 55, no. 10, pp. 2888-2899, Oct. 2007.
22. C.-F. Liang, S.-T. Liu, and S.-I. Liu, "A calibrated pulse generator for impulse-radio UWB applications", IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2401-2407, Nov. 2006.
23. L. Smaini, C. Tinella, D. Helal, C. Stoecklin, L. Chabert, C. Devaucelle, R. Cattenoz, N. Rinaldi, and D. Belot, "Single-chip CMOS pulse generator for UWB systems", IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1551-1561, Jul. 2006.
24. R. C. H. van de Beek, E. A. M. Klumperink, C. S. Vaucher, and B. Nauta, "Low-jitter clock multiplication: A comparison between PLLs and DLLs", IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 49, no. 8, pp. 555-566, Aug. 2002.
25. B. Razavi, Fundamentals of Microelectonics, Preliminary ed. New York: Wiley, 2006.
26. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. New York: Cambridge Univ. Press, 2004.
27. J. M. Ingino and V. R. von Kaenel, "A 4-GHz clock system for a highperformance system-on-a-chip design", IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1693-1698, Nov. 2001.
28. P. Larson, "A2-1600 MHz 1.2-2.5 V CMOS clock-recovery PLL with feedback phase-selection and averaging phase-interpolation for jitter reduction", in IEEE ISSCC Dig. Tech. Papers, Feb. 1999, pp. 356-357.
29. R. C. H. van de Beek, C. S. Vaucher, D. M. W. Leenaerts, E. A. M. Klumperink, and B. Nauta, "A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18 μm CMOS", IEEE J. Solid-State Circuits, vol. 39, no. 11. pp. 1862-1872, Nov. 2004.
30. M. Demirkan, S. P. Brass, and R. R. Spencer, "Design of wide tuningrange CMOS VCOs using switched coupled-inductors", IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1156-1163, May 2008.
31. N. H. W. Fong, J. O. Plouchart, N. Zamdmer, L. Duixian, L. F. Wagner, C. Plett, and N. G. Tarr, "Design of wide-band CMOS VCO for multiband wireless LAN applications", IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1333-1342, Aug. 2003.
32. K. Kanda, D. Yamazaki, T. Yamamoto, M. Horinaka, J. Ogawa, H. Tamura, and H. Onodera, "40 Gb/s 4:1 MUX/1:4 DEMUX in 90 nm standard CMOS", in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 152-153.
33. A. Hajimiri, "Noise in phase-locked loops", in Proc. Southwest Symp. Mixed-Signal Des., Feb. 2001, pp. 1-6.