A calibrated pulse generator for impulse-radio UWB applications

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 11, 2006, Pages 2401-2407

  Liang, Che Fu ^a,b   Liu, Shih Tsai ^a,c   Liu, Shen Iuan ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c MaxRise Inc   (Taiwan)

Author keywords

Calibration; Delay locked loop (DLL); Pulse generator; Pulse position modulation; Ultra wideband (UWB)

Indexed keywords

DELAY-LOCKED LOOP (DLL); PULSE-POSITION MODULATION; ULTRA-WIDEBAND (UWB);

CALIBRATION; CMOS INTEGRATED CIRCUITS; ERROR ANALYSIS; PULSE MODULATION;

PULSE GENERATORS;

EID: 33750843395     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.882889     Document Type: Conference Paper

References (11)

1. G. R. Aiello and G. D. Rogerson, "Ultra-wideband wireless systems," IEEE Microw. Mag., pp. 36-47, Jun. 2003.
2. J. S. Lee and C. Nguyen, "Novel low-cost ultra-wideband, ultra-shortpulse Transmitter with MESFET impulse-shaping circuitry for reduced distortion and improved pulse repetition rate," IEEE Microw. Wireless Compon. Lett., vol. 11, no. 5, pp. 208-210, May 2001.
3. J. Han and C. Nguyen, "A new ultra-wideband, ultra short monocycle pulse generator with reduced ringing," IEEE Microw. Wireless Compon. Lett., vol. 12, no. 6, pp. 206-208, Jun 2002.
4. Y. Jeong, S. Jung, and J. Liu, "A CMOS impulse generator for UWB wireless communication systems," in Proc. IEEE ISCAS, May 2004, pp. 129-132.
5. H. Kim, D. Park, and Y. Joo, "All-digital low power CMOS pulse generator for UWB system," Electron. Lett., vol. 40, pp. 1534-1535, Nov. 2004.
6. L. Wu and W. C. Black, Jr., "A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2001, pp. 396-399.
7. C.-F. Liang, S.-T. Liu, H.-H. Chang, and S.-I. Liu, "A calibrated pulse generator for impulse-radio UWB applications," in IEEE Asian Solid-State Circuits Conf. Tech. Papers, Nov. 2005, pp. 293-2996.
8. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
9. H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu, "A wide-range delay-locked loop with a fixed latency of one clock cycle," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021-1027, Aug. 2002.
10. H. J. Ahn, I. C. Park, and B. Kim, "A 5 GHz self-calibrated I/Q clock generator using a quadrature LC-VCO," in Pioc. Eur. Solid-State Circuits Conf., Sep. 2003, pp. 797-800.
11. S. H. Wang, J. Gil, I. Kwon, H. K. Ahn, H. Shin, and B. Kim, "A 5 GHz band I/Q clock generator using a self-calibration technique," in Proc. Eur. Solid-State Circuits Conf., Sep. 2002, pp. 807-810.