Design space exploration of high-performance parallel architectures

Journal of Integrated Circuits and Systems

Volumn 3, Issue 1, 2008, Pages 32-38

  Musoll, Enric ^a   Nemirovsky, Mario ^a  

^a ConSentry Networks Inc ^*

Author keywords

Many core; Multi core; Parallel architectures; Processor power consumption

Indexed keywords

EID: 56849112999     PISSN: 18071953     EISSN: 18720234     Source Type: Journal    
DOI: None     Document Type: Article

References (21)

1. A. Agarwal and M. Levy. The KILL rule for multicore. In Proceedings of f the Design Automation Conference, June 2007
2. L. Barroso and et al. Piranha: A scalable architecture based on single chip multiprocessing. In ISCA'00, June 2000
3. D. Brooks, V. Tiwari and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimization. In International Symposium on Computer Architecture, June 2000
4. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report, Computer Sciences Department, Univ. of Wisconsin-Madison, June 1997
5. J. Burns and J.-L. Gaudiot. SMT layout overhead and scalability. IEEE Transactions on Parallel and Distributed Systems, 13(2), February 2002
6. P. Crowley, M. Fiuczynski, J. Baer and B. Bershad. Characterizing processor architectures for programmable network interfaces. In Proceedings of the International Conference on Supercomputing, May 2000
7. S. Eggers, J. Elmer, H. Levy, J. Lo, R. Stamm and D. Tulsen. Simultaneous multithreading: a platform for next-generation processors. IEEE Micro, September 1997
8. L. Hammond, B. Hubbert, M. Siu, M. Prabhu, M. Chen and K. Olukotun. The Stanford Hydra CMP. IEEE Micro, 2000
9. S. Kapil. Gemini: a power-efficient chip multi-threaded (CMT) UltraSPARC processor. Hot Chips XV, August 2003
10. S.-W. Lee and J.-L. Gaudiot. Clustered microarchitecture simultaneous multithreading. In Proceedings of the International Conference on Parallel and Distributed Computing, August 2003
11. Y. Li, C. Li, D. Brooks, Z. Hu and K. Skadron. CMP design space exploration subject to physical constraints. In Proceedings of the International Symposium on High Performance Computer Architecture, Februeary 2006
12. S. Manne, A. Klauser and D. Grunwald. Pipeline Gating: speculation control for energy reduction. In International Symposium on Computer Architecture, June 1998
13. D. Marr. HyperThreading technology in the Netburst microarchitecture. Hot Chips XIV, August 2002
14. S. Melvin, M. Nemirovsky, E. Musoll, J. Huynh, R. Milito, H. Urdaneta and K. Saraf. Network Processor Design: Issues and Practices. Chapter: A Massively Multithreaded Packet Processor. Morgan Kaufman, 2003
15. M. Monchiero, R. Canal and A. Gonzalez. Design space exploration for multicore architectures: A power/performance/thermal view. In Proceedings of the International Conference on Supercomputing, 2006
16. E, Musoll, Predicting the usefulness of a block result: a microarchitectural technique for high-performance low-power processors. In International Symposium on Microarchitecture, November 1999
17. K. Olukotun. The case for a single-chip multiprocessor. In ASPLOS, October 1996
18. J. Seng, D. Tullsen and G. Cai. Power-sensitive multithreaded architecture. In Proceedings of the Internaltional Conference on Computer Design, 2000
19. U. Sigmund, M. Steinhouse and T. Ungerer. On performance, transistor count and chip space assessment of multimedia-enhanced simultaneous multithreaded processors. In Workshop on Multi-threaded Execution, Architecture and Compilation (MTEAC-4), December 2000
20. M. Steinhaus, R. Kolla, J. Larriba, T. Ungerer and M. Valero. Transistor count and chip-space estimation of simplescalar-based microprocessor models. In Workshop on Complexity-Effective Design, June 2001
21. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. In International Conference on Parallel Architectures and Compilation Techniques (PACT), June 1995