A sparsified vector potential equivalent circuit model for massively coupled interconnects

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 105-108

  Yu, Hao ^a   He, Lei ^a  

^a Department of Civil and Environmental Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION COMPLEXITY; COUPLED INTERCONNECTS; EQUIVALENT CIRCUIT MODEL; EXTRACTION TIME; INDUCTANCE MATRIX; INTERPOLATION ALGORITHMS; ORDERS OF MAGNITUDE; PEEC MODELS; SPARSIFICATION; VECTOR POTENTIAL; VPEC MODEL;

HEURISTIC ALGORITHMS; INDUCTANCE; PASSIVE NETWORKS; SPICE;

COUPLED CIRCUITS;

EID: 56749135894     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464535     Document Type: Conference Paper

References (13)

1. A. E. Ruehli, "Equivalent circuits models for three dimensional multiconductor systems," IEEE TMTT, pp. 216-220, 1974.
2. Z. He, M. Celik, and L. Pillegi, "SPIE: Sparse partial inductance extraction," in DAC, pp. 137-140, 1997.
3. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K," in ICCAD, pp. 150-155, 2000.
4. M. Beattie and L. Pileggi, "Efficient inductance extraction via windowing," in DATE, pp. 430-436, 2001.
5. T. Chen, C. Luk, and C. Chen, "Inductwise: Inductance-wise interconnect simulator and extractor," ICCAD, pp. 884-894, 2002.
6. A. Pacelli, "A local circuit topology for inductive parasitics," in ICCAD, pp. 208-214, 2002.
7. H. Yu and L. He, "Vector potential equivalent circuit based on PEEC inversion," in DAC, 2003.
8. M. Kamon, M. Tsuk, and J. White, "FastHenry: a multipole-accelerated 3D inductance extraction program," IEEE TMTT, pp. 1750-1758, Sept. 1994.
9. J. D. Jackson, Classical Electrodynamics. John Wiley and Sons, 1975.
10. H. Dym and I. Cohberg, "Extensions of band matrices with band inverses," Linear Algebra and its applications, 1981.
11. P. Dewilde, "New algebraic methods for modeling large-scale intergrated circuits," International Journal of circuit Theory and Applications, 1988.
12. N. P. van der Meijs, "Space for substrate resistance modeling," in Substrate Noise Coupling in Mixed Signal ASICs, G. Gielen and S. Donnay (ed.), Kluwer, 2003.
13. K. Narbos and J. White, "FastCap: A multipole accelerated 3D capacitance extraction program," IEEE TCAD, vol. 10, no. 11, pp. 1447-1459, 1991.