Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects

Microelectronics Journal

Volumn 39, Issue 12, 2008, Pages 1834-1842

  Kaushik, B K ^a   Sarkar, S ^b  

^a GB Pant Engineering College   (India)

^b MODY UNIVERSITY OF SCIENCE AND TECHNOLOGY   (India)

Author keywords

Coupling; Crosstalk noise; Inductance; Integrated circuit interconnect; Mutual inductance; Signal integrity; Transmission lines

Indexed keywords

BANDPASS FILTERS; CROSSTALK; ELECTRIC LINES; INDUCTANCE; MODAL ANALYSIS; NETWORKS (CIRCUITS); POWER TRANSMISSION; SIGNAL PROCESSING; TRANSIENT ANALYSIS; TRANSISTOR TRANSISTOR LOGIC CIRCUITS; TRANSMISSION LINE THEORY;

CROSSTALK NOISE; INTEGRATED CIRCUIT INTERCONNECT; MUTUAL INDUCTANCE; SIGNAL INTEGRITY; TRANSMISSION LINES;

INTEGRATED CIRCUITS;

EID: 56249121503     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2008.03.015     Document Type: Article

References (15)

1. Rabaey J.M. Digital Integrated Circuits, A Design Perspective (1996), Prentice-Hall, Englewood Cliffs, NJ
2. D.A. Priore, Inductance on silicon for sub-micron CMOS VLSI, in: Proceedings of the IEEE Symposium on VLSI Circuits, May 1993, pp. 17-18.
3. A. Deutsch, G.V. Kopcsay, P. Restle, G. Katopis, W.D. Becker, H. Smith, P.W. Coteus, C.W. Surovic, B.J. Rubin, R.P. Dunne, T. Gallo, K.A. Jenkins, L.M. Terman, R.H. Dennard, G.A. Sai-Halasz, D.R. Knebel, When are transmission-line effects important for on-chip interconnections, in: Proceedings of the Electronic Components Technology Conference, 1997, pp. 704-712.
4. Y.I. Ismail, E.G. Friedman, J.L. Neves, Figures of merit to characterize the importance of on-chip inductance, IEEE Transactions on VLSI Systems, vol. 7, December 1999, pp. 442-449.
5. Eo Y., and Eisenstadt W.R. High-speed VLSI interconnect modeling based on S-parameter measurement. IEEE Trans. Comput Hybrids Manuf. Technol. 16 (1993) 555-562
6. Shoji M. High-Speed Digital Circuits (1996), Wesley, Reading, MA
7. K. Banerjee, A. Mehrotra, Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling, in: Proceedings of the IEEE Symposium on VLSI Circuits, Kyoto, Japan, 2001, pp. 195-198.
8. Banerjee K., and Mehrotra A. Analysis of on-chip inductance effects for distributed RLC interconnects. IEEE Trans. Comput.-Aided Des. 21 (2002) 904-915
9. Agarwal K., Sylvester D., and Blaauw D. Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst. 25 (2006) 892-901
10. Davis J.A., and Meindl J.D. Compact distributed RLC interconnect models-part I: Single line transient, time delay and overshoot expessions. IEEE Trans. Electron. Devices 47 (2000) 2068-2077
11. Davis J.A., and Meindl J.D. Compact distributed RLC interconnect models-part II: coupled line transient expressions and peak crosstalk in multilevel interconnect networks. IEEE Trans. Electron. Devices 47 (2000) 2078-2087
12. Venkatesan R., Davis J.A., and Meindl J.D. Compact distributed RLC interconnect models-part III: transients in single and coupled lines with capacitive load termination. IEEE Trans. Electron. Devices 50 (2003) 1081-1093
13. Venkatesan R., Davis J.A., and Meindl J.D. Compact distributed RLC interconnect models-part IV: unified models for time delay, crosstalk, and repeater insertion. IEEE Trans. Electron. Devices 50 (2003) 1094-1102
14. Sakurai T., and Newton A.R. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits 25 (1990) 584-594
15. Bakoglu H.B., and Meindl J.D. Optimal interconnection circuits for VLSI. IEEE Trans. Electron. Devices ED-32 (1985) 903-909