VELO: A novel communication engine for ultra-low latency message transfers

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2008, Pages 238-245

  Litz, Heiner ^a   Froening, Holger ^a   Nuessle, Mondrian ^a   Bruening, Ulrich ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

Device virtualization; Fine grain communication; High performance computing; Interconnection networks; Low latency message passing

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); DATA STORAGE EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); WIRELESS SENSOR NETWORKS;

COMMUNICATION ENGINES; DEVICE VIRTUALIZATION; FINE-GRAIN COMMUNICATION; FPGA DEVICES; HARDWARE ARCHITECTURES; HIGH-PERFORMANCE COMPUTING; HYPERTRANSPORT; LOW LATENCIES; LOW OVERHEADS; LOW-LATENCY MESSAGE PASSING; MEMORY ACCESSES; MESSAGE TRANSFERS; MICROBENCHMARKS; START-UP; TWO MACHINES; USER LEVELS;

MESSAGE PASSING;

EID: 55949098465     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2008.85     Document Type: Conference Paper

References (23)

1. L. Dickman, G. Lindahl, D. Olson, J. Rubin, J. Broughton. PathScale InfiniPath: A First Look, Proc. of the 13th Symposium on High Performance Interconnects, Washington, DC, 2005.
2. F. Petrini, W. Feng, A. Hoisie, S. Coll, E. Frachtenberg. The Quadrics Network: High-Performance Clustering Technology, IEEE Micro, 22(1):46-57, 2002.
3. H. Fröning, M. Nüssle, D. Slogsnat, P. R. Haspel, U. Brüning. Performance Evaluation of the ATOLL Interconnect, Proc. of IASTED Conf. on Parallel and Distributed Computing and Networks (PDCN), Innsbruck, Austria, 2005.
4. Konosuke Watanabe, et.al. Martini: A network interface controller chip for high-performance computing with distributed PC s, IEEE Transactions on Parallel and Distributed Systems, Vol. 18(9), Sept. 2007.
5. T. von Eicken, D. E. Culler, S. C. Goldstein, K. E. Schauser. Active messages: a mechanism for integrated communication and computation, Proc. of the 19th Annual International Symposium on Computer Architecture, Queensland, Australia, 1992.
6. W. Chen, C. lancu, K. Yelick. Communication Optimizations for Fine-Grained UPC Applications, Proc. of the 14th International Conf. on Parallel Architectures and Compilation Techniques, Washington, DC, U. S., 2005.
7. MySQL AB, Benchmarking Highly Scalable MySQL Clusters, Technical White Paper, 2007
8. Hypertransport Consortium, HyperTransport Technology I/O Link - White Paper, www.hypertransport.org, July 2001.
9. Thorsten von Eicken, Anindya Basu, Vineet Buch, and Wemer Vogels. U-Net: A User-Level Network Interface for Parallel and Distributed Computing, Proceedings of the fifteenth ACM symposium on Operating systems principles. 1995
10. [10]Noboru Tanabe, Junji Yamamoto, Hiroaki Nishi, Tomohiro Kudoh. On-the-fly Sending: A Low Latency High Bandwidth Message TransferMechanism, 2000 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '00), 2000.
11. Brightwell, R. Doerfler, D. Underwood, K.D. A preliminary analysis of the InfiniPath and XD1 network interfaces, Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International.
12. Ron Brightwell, Kevin Pedretti, Keith D. Underwood. Initial Performance Evaluation of the Cray SeaStar Interconnect, Proceedings of the 13th Symposium on High Performance Interconnects, 2006.
13. H. Fröning, H. Litz, U. Brüning. A new Ultra-low Latency Message Transfer Mechanism, Proc. of IASTED Conference: Communication Systems and Networks (CSN 2007), Aug. 29 - 31, 2007, Palma de Mallorca, Spain.
14. J. Beecroft, D. Addison, F. Petrini, M. McLaren. Quadrics QsNetll: A Network for Supercomputing Applications, Proc. of Hot Chips 15, Palo Alto, California, United States, 2003.
15. [15]E.W. Felten, R.D. Alpert, A. Bilas, M.A. Blumrich, D.W. Clark, S. Damianakis, C. Dubnicki, L. Iftode, K. Li. Early experience with message-passing on the shrimp multicomputer, Proc. of the 23rd International Symposium on Computer Architecture (ISCA23), 1996.
16. Himanshu Raj, Karsten Schwan. High Performance and Scalable I/O Virtualization via Self-Virtualized Devices, Proc. of IEEE International Symposium on High-Performance Distributed Computing (HPDC), Monterey, California, USA, 2007.
17. Jose Duato, Ian Johnson, Jose Flich, Finbar Naven, Pedro Garcia, Teresa Nachiondo. A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks, Proc. of the 11th international Symposium on High-Performance Computer Architecture (HPCA), 2005
18. Elvira Baydal, Pedro Lopez, Jose Duato. A Family of Mechanisms for Congestion Control in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 9, pp. 772-784, 2005.
19. Holger Fröning, Mondrian Nüssle, David Slogsnat, Heiner Litz, Ulrich Brüning. The HTX-Board: A Rapid Prototyping Station, 3rd annual FPGAworld Conference, Nov. 16, 2006, Stockholm, Sweden.
20. David Slogsnat, Alexander Giese and Ulrich Bruening. A versatile, low latency HyperTransport core, Fifteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, California, February 2007.
21. Message Passing Interface Forum, MPI: A Message-Passing Interface Standard, www.mpi-forum.org, 1994.
22. Edgar Gabriel, et al. Open MPI: Goals, Concept, and Design of a Next Generation MPI Implementation, EuroPVM/MPI, 2004.
23. NetPIPE, http://www.scl.ameslab.gov/netpipe.