A new ultra-low latency message transfer mechanism

Proceedings of the 6th IASTED International Conference on Communication Systems and Networks, CSN 2007

Volumn , Issue , 2007, Pages 108-113

  Fröning, Holger ^a   Litz, Heiner ^a   Brüning, Ulrich ^a  

^a UNIVERSITY OF MANNHEIM   (Germany)

Author keywords

Fine grain communication; High speed networking; Low latency message passing; Network interface architecture

Indexed keywords

COMMUNICATION; COMMUNICATION SYSTEMS; COMPUTER SYSTEMS; COST EFFECTIVENESS; GRAIN (AGRICULTURAL PRODUCT); INTERFACES (COMPUTER); NETWORK PROTOCOLS; SENSOR NETWORKS; TELECOMMUNICATION NETWORKS;

CLUSTER COMPUTING; CLUSTER INTERCONNECTS; CLUSTER NODES; COMMUNICATION SCHEMES; COMPUTING HARDWARES; COMPUTING POWERS; CPU UTILIZATIONS; EFFECTIVE SOLUTIONS; EFFICIENT; FINE GRAIN COMMUNICATION; FINE GRAINS; HIGH SPEED NETWORKING; I/O SYSTEMS; LOCAL MEMORIES; LOW LATENCIES; LOW LATENCY MESSAGE PASSING; MESSAGE TRANSFERS; NETWORK INTERFACE ARCHITECTURE; NETWORK INTERFACES; NEW MECHANISMS;

MESSAGE PASSING;

EID: 54949145347     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. TOP500 Supercomputer Sites, http://www.top500.org.
2. F. Petrini, W. Feng, A. Hoisie, S. Coll, E. Frachtenberg. The Quadrics Network: High-Performance Clustering Technology, IEEE Micro, 22(1):46-57, 2002.
3. N.J. Boden, D. Cohen, R.E. Felderman, A.E. Kulawik, C.L. Seitz, J.N. Seizovic, W. Su. Myrinet: A Gigabitpersecond Local Area Network, IEEE Micro, 15(1):29-36, February 1995.
4. Infiniband Trade Association. InfiniBand Architecture Specification Release 1.2, available from http://www.infinibandta.org.
5. E. Solari, G. Solari, W. Solari: PCI & PCI-X Hardware and Software: Architecture and Design (5th Edition, Annabooks, San Diego, 2001).
6. PCI SIG, PCI Express base specification 1.0a, 2002.
7. T. von Eicken, D. E. Culler, S. C. Goldstein, K. E. Schauser. Active messages: a mechanism for integrated communication and computation, Proc. of the 19th Annual International Symposium on Computer Architecture, Queensland, Australia, 1992.
8. W. Chen, C. Iancu, K. Yelick. Communication Optimizations for Fine-Grained UPC Applications, Proc. of the 14th International Conf. on Parallel Architectures and Compilation Techniques, Washington, DC, U. S., 2005.
9. C. Whitby-Strevens. The Transputer, Proc. of the 12th Annual International Symposium on Computer Architecture, Boston, Massachusetts, United States, 1985.
10. T. Gross, D. R. O'Hallaron. IWarp. Anatomy of a Parallel Computing System (MIT Press, Cambridge, Massachusetts, U. S., 1998).
11. N. Tanabe, J. Yamamoto, H. Nishi, T. Kudoh, Y. Hamada, H. Nakajo, H. Amano. Low Latency High Bandwidth Message Transfer Mechanisms for a Network Interface Plugged into a Memory Slot, Cluster Computing 5(1):7-17, January 2002.
12. R. Brightwell, D. Doerfler, K. D. Underwood. A preliminary analysis of the InfiniPath and XD1 network interfaces, Proc. of the 20th International Parallel and Distributed Processing Symposium, 2006.
13. L. Dickman, G. Lindahl, D. Olson, J. Rubin, J. Broughton. PathScale InfiniPath: A First Look, Proc. of the 13th Symposium on High Performance Interconnects, Washington, DC, 2005.
14. H. Fröning, M. Nüssle, D. Slogsnat, P. R. Haspel, U. Brüning. Performance Evaluation of the ATOLL Interconnect, Proc. of IASTED Conf. on Parallel and Distributed Computing and Networks (PDCN), Innsbruck, Austria, 2005.
15. U. Brüning, L. Schaelicke. Atoll: A High-Performance Communication Device for Parallel Systems, Proc. of 1997 Conf. on Advances in Parallel and Distributed Computing, Shanghai, China, 1997.
16. J. Beecroft, D. Addison, F. Petrini, M. McLaren. Quadrics QsNetII: A Network for Supercomputing Applications, Proc. of Hot Chips 15, Palo Alto, California, United States, 2003.
17. E.W. Felten, R.D. Alpert, A. Bilas, M.A. Blumrich, D.W. Clark, S. Damianakis, C. Dubnicki, L. Iftode, K. Li. Early experience with message-passing on the shrimp multicomputer, Proc. of the 23rd International Symposium on Computer Architecture (ISCA23), 1996.
18. W.J. Dally, B. Towles: Principles and Practices of Interconnection Networks (Morgan Kaufman, San Fransisco, 2004).
19. H. Litz. Advanced Hardware Communication Techniques. Diploma thesis presented to the Department of Computer Engineering, University of Mannheim, Germany, 2005.
20. Hypertransport Consortium, HyperTransport Technology I/O Link - White Paper, www.hypertransport.org, July 2001.
21. D. Slogsnat, A. Giese, U. Brüning: A versatile, low latency HyperTransport core, Proc. of 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, California, February 2007.
22. H. Fröning, M. Nüssle, D. Slogsnat, H. Litz, U. Brüning. The HTX-Board: A Rapid Prototyping Station, Proc. of the 3rd annual FPGAworld Conference, Stockholm, Sweden, 2006.
23. Hypertransport Consortium, The Future of High Performance Computing: Direct Low Latency Peripheralto-CPU Connections, www.hypertransport.org, November 2005.