A versatile, low latency HyperTransport core

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2007, Pages 45-52

  Slogsnat, David ^a   Giese, Alexander ^a   Brüning, Ulrich ^a  

^a UNIVERSITY OF MANNHEIM   (Germany)

Author keywords

FPGA; HTX; HyperTransport; Prototyping; RTL

Indexed keywords

BANDWIDTH; INTERCONNECTION NETWORKS; MAPPING; PROGRAM PROCESSORS; RAPID PROTOTYPING;

HYPERTRANSPORT; INTERCONNECT TECHNOLOGY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34748883768     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1216919.1216926     Document Type: Conference Paper

References (23)

1. Hypertransport Technology Consortium, Hypertransport I/O Link Specification Revision 2.00b, Document #HTC20031217-0036-0009, 2005
2. Hypertransport Technology Consortium, Hypertransport I/O Link Specification Revision 3.00, Document #HTC20051222-0046-0008, 2006
3. Hypertransport Consortium, HyperTransport EATX Mother-board/ Daughtercard Specification, www.hypertransport.org, 2004
4. Hypertransport Consortium, The Future of High Performance Computing: Direct Low Latency Peripheral-to-CPU Connections, www.hypertranspo.rt.org, November 2005.
5. Duncan Bees, Brian Holden, HyperTransport reduces delays in some applications, EETimes 2004
6. Advanced Micro Devices, AMD BIOS and Kernel Developer's Guide for the AMD Athlon 64 and AMD Opteron Processors, #26094, Rev 3.3, 2006
7. Xilinx Corporation, Virtex-4 User Guide, Document ug070 v1.5, www.xilinx.com, 2006
8. LinuxBIOS, http://www.linuxbios.org
9. The HyperTransport Consortium, http://www.hypertransport.org/
10. DRC RPU100-L60 Datasheet, www.drccomputer.com/pdfs/ DRC_RPU100_datasheet.pdf
11. Celoxica RCHTX-XV4 Datasheet, http://www.celox.ica.com/techlib/ files/CEL-W06112119BY-517.pdf
12. XtremeData XD1000 Product Brief, http://www.xtremedatainc.com/pdf/ XD1000_Brief.pdf
13. Center of Excellence on research in HyperTransport technology. Website: http://www.ra.informatik.uni-.mannheim.de/coeht/
14. Kai Hwang, Zhiwei Xu, Scalable Parallel Computing, 1st Edition, McGraw-Hill, 1998.
15. Noboru Tanabe, Junji Yamamoto, Hiroaki Nishi, Tomohiro Kudoh, Yoshihiro Hamada, Hironori Nakajo, Hideharu Amano, MEMOnet : Network interface plugged into a memory slot, IEEE International Conference on Cluster Computing , p. 17, 2000.
16. Holger Fröning, Mondrian Nüssle, David Slogsnat, Patrick R. Haspel, Ulrich Brüning, Performance Evaluation of the ATOLL Interconnect, IASTED Conference: Parallel and Distributed Computing and Networks (PDCN), Feb. 15 - 17, 2005, Innsbruck, Austria
17. Jumnit Hong, Eriko Nurvitadhi, Shih-Lien L. Lu, Design, implementation, and verification of active cache emulator (ACE), Proceedings of the internation symposium on Field programmable gate arrays, Monterey, California, USA, 63-72, 2006
18. Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, John Shen, Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research, 2nd Workshop on Architecture Research using FPGA Platforms, Austin, 2006
19. Holger Fröning, Mondrian Nüssle, David Slogsnat, Heiner Litz, Ulrich Brüning, The HTX-Board: A Rapid Prototyping Station, 3rd annual FPGAWorld Conference, Nov. 16, 2006, Stockholm, Sweden
20. Dickman, L. Lindahl, G. Olson, D. Rubin, J. Broughton, J. , Pathscale InfiniPath: a first look, 13th Symposium on High Performance Interconnects, 2005. Proceedings.
21. HyperTransport Lite Interface for Virtex-II FPGAs; XILINX; Document # 1-800-255-7778; 31.03.2004, http://www.xilinx.com
22. Ian Kuon, Jonathan Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the internation symposium on Field programmable gate arrays table of contents Monterey, California, USA, 2006
23. Castonguay, A., Savaria, Y, A Hypertransport Chip-to-Chip Interconnect Tunnel Developed Using SystemC. 16th International Workshop on Rapid System Prototyping, Proceedings. Shortening the Path From Specification to Prototype, p. 264-266, 2005